Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 956 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 956 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 952Page - Renesas Technology Corp SH7261 Datasheet HTML 953Page - Renesas Technology Corp SH7261 Datasheet HTML 954Page - Renesas Technology Corp SH7261 Datasheet HTML 955Page - Renesas Technology Corp SH7261 Datasheet HTML 956Page - Renesas Technology Corp SH7261 Datasheet HTML 957Page - Renesas Technology Corp SH7261 Datasheet HTML 958Page - Renesas Technology Corp SH7261 Datasheet HTML 959Page - Renesas Technology Corp SH7261 Datasheet HTML 960Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 956 / 1348 page
background image
Section 20 IEBus
TM Controller (IEB) [R5S72612] [R5S72613]
Rev. 2.00 Sep. 07, 2007 Page 924 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
3
RXEOVEE
0
R/W
Overrun Control Flag Interrupt Enable
Enables/disables an overrun control flag (RXEOVE)
interrupt
0: Disables an overrun control flag (RXEOVE) interrupt
1: Enables an overrun control flag (RXEOVE) interrupt
2
RXERTMEE
0
R/W
Receive Timing Error Interrupt Enable
Enables/disables a receive timing error (RXERTME)
interrupt.
0: Disables a receive timing error (RXERTME) interrupt
1: Enables a receive timing error (RXERTME) interrupt
1
RXEDLEE
0
R/W
Overflow of Maximum Number of Receive Bytes in One
Frame Interrupt Enable
Enables/disables an overflow of the maximum number of
receive bytes in one frame (RXEDLE) interrupt
0: Disables an overflow of the maximum number of
receive bytes in one frame (RXEDLE) interrupt
1: Enables an overflow of the maximum number of
receive bytes in one frame (RXEDLE) interrupt
0
RXEPEE
0
R/W
Parity Error Interrupt Enable
Enables/disables a parity error (RXEPE) interrupt
0: Disables a parity error (RXEPE) interrupt
1: Enables a parity error (RXEPE) interrupt
20.3.20
IEBus Clock Selection Register (IECKSR)
IECKSR is an 8-bit readable/writable register that specifies the clock used in the IEB. IECKSR
can be read from or written to even when the IEB module is stopped. IECKSR is initialized by a
power-on reset or in deep standby mode.
76543210
Bit:
Initial value:
R/W:
00000000
R
R
R
R/W
R
R/W
R/W
R/W
—
—
—
CKS3
—
CKS[2:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com