| Electronic Components Datasheet Search |
|
SH7261 Datasheet(PDF) 132 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7261 Datasheet(HTML) 132 Page - Renesas Technology Corp |
|
132 / 1348 page ![]() Section 5 Exception Handling Rev. 2.00 Sep. 07, 2007 Page 100 of 1312 REJ09B0320-0200 Exception Sources Vector Numbers Vector Table Address Offset (Reserved by system) 19 : 31 H'0000004C to H'0000004F : H'0000007C to H'0000007F Trap instruction (user vector) 32 : 63 H'00000080 to H'00000083 : H'000000FC to H'000000FF External interrupts (IRQ, PINT), on-chip peripheral module interrupts* 64 : 255 H'00000100 to H'00000103 : H'000003FC to H'000003FF Note: * The vector numbers and vector table address offsets for each external interrupt and on- chip peripheral module interrupt are given in table 6.4 in section 6, Interrupt Controller (INTC). Table 5.4 Calculating Exception Handling Vector Table Addresses Exception Source Vector Table Address Calculation Resets Vector table address = (vector table address offset) = (vector number) × 4 Address errors, bus errors, register bank errors, interrupts, instructions Vector table address = VBR + (vector table address offset) = VBR + (vector number) × 4 Notes: 1. Vector table address offset: See table 5.3. 2. Vector number: See table 5.3. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |