Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 165 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 165 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 161Page - Renesas Technology Corp SH7261 Datasheet HTML 162Page - Renesas Technology Corp SH7261 Datasheet HTML 163Page - Renesas Technology Corp SH7261 Datasheet HTML 164Page - Renesas Technology Corp SH7261 Datasheet HTML 165Page - Renesas Technology Corp SH7261 Datasheet HTML 166Page - Renesas Technology Corp SH7261 Datasheet HTML 167Page - Renesas Technology Corp SH7261 Datasheet HTML 168Page - Renesas Technology Corp SH7261 Datasheet HTML 169Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 1348 page
background image
Section 6 Interrupt Controller (INTC)
Rev. 2.00 Sep. 07, 2007 Page 133 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
3 to 0
BN[3:0]*
0000
R
Bank Number
These bits indicate the bank number to which saving is
performed next. When an interrupt using register banks
is accepted, saving is performed to the register bank
indicated by these bits, and BN is incremented by 1.
After BN is decremented by 1 due to execution of a
RESBANK (restore from register bank) instruction,
restoration from the register bank is performed.
Note:
*
Bits BN[3:0] are initialized at a manual reset.
6.3.10
DMA Transfer Request Enable Register 0 (DREQER0)
DMA transfer request enable register 0 (DREQER0) is an 8-bit readable/writable register that
enables/disables the IIC3 DMA transfer requests, and enables/disables CPU interrupt requests.
DMA transfer request enable register 0 is initialized by a power-on reset or in deep standby mode.
0
1
2
3
4
5
6
7
00
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reserved
IIC3
2ch TX
IIC3
2ch RX
IIC3
1ch TX
IIC3
1ch RX
IIC3
0ch TX
IIC3
0ch RX
Bit:
Initial value:
R/W:
Bit
Bit Name
Initial
Value
R/W
Description
7
Reserved
0
R/W
6
Reserved
0
R/W
5
IIC3 2ch TX
0
R/W
4
IIC3 2ch RX
0
R/W
3
IIC3 1ch TX
0
R/W
2
IIC3 1ch RX
0
R/W
1
IIC3 0ch TX
0
R/W
0
IIC3 0ch RX
0
R/W
DMA Transfer Request Enable Bits
These bits enable/disable DMA transfer requests, and
enable/disable CPU interrupt requests.
0: DMA transfer request disabled, CPU interrupt
request enabled
1: DMA transfer request enabled, CPU interrupt request
disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com