Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 186 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 186 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 182Page - Renesas Technology Corp SH7261 Datasheet HTML 183Page - Renesas Technology Corp SH7261 Datasheet HTML 184Page - Renesas Technology Corp SH7261 Datasheet HTML 185Page - Renesas Technology Corp SH7261 Datasheet HTML 186Page - Renesas Technology Corp SH7261 Datasheet HTML 187Page - Renesas Technology Corp SH7261 Datasheet HTML 188Page - Renesas Technology Corp SH7261 Datasheet HTML 189Page - Renesas Technology Corp SH7261 Datasheet HTML 190Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 1348 page
background image
Section 6 Interrupt Controller (INTC)
Rev. 2.00 Sep. 07, 2007 Page 154 of 1312
REJ09B0320-0200
Number of States
Item
NMI
User Break H-UDI
IRQ, PINT
Peripheral
Module
Remarks
Min.
5 Icyc +
2 Bcyc +
1 Pcyc +
m1 + m2
6 Icyc +
m1 + m2
5 Icyc +
1 Pcyc +
m1 + m2
5 Icyc +
3 Bcyc +
1 Pcyc +
m1 + m2
5 Icyc +
1 Bcyc +
1 Pcyc +
m1 + m2
120-MHz operation*
1*2:
0.067 to 0.142
µs
No
register
banking
Max.
6 Icyc +
2 Bcyc +
1 Pcyc +
2 (m1 + m2)
+ m3
7 Icyc +
2 (m1 + m2)
+ m3
6 Icyc +
1 Pcyc +
2 (m1 + m2)
+ m3
6 Icyc +
3 Bcyc +
1 Pcyc +
2 (m1 + m2)
+ m3
6 Icyc +
1 Bcyc +
1 Pcyc +
2 (m1 + m2)
+ m3
120-MHz operation*
1*2:
0.100 to 0.175
µs
Min.
5 Icyc +
1 Pcyc +
m1 + m2
5 Icyc +
3 Bcyc +
1 Pcyc +
m1 + m2
5 Icyc +
1 Bcyc +
1 Pcyc +
m1 + m2
120-MHz operation*
1*2:
0.092 to 0.142
µs
Register
banking
without
register
bank
overflow
Max.
14 Icyc +
1 Pcyc +
m1 + m2
14 Icyc +
3 Bcyc +
1 Pcyc +
m1 + m2
14 Icyc +
1 Bcyc +
1 Pcyc +
m1 + m2
120-MHz operation*
1*2:
0.167 to 0.217
µs
Min.
5 Icyc +
1 Pcyc +
m1 + m2
5 Icyc +
3 Bcyc +
1 Pcyc +
m1 + m2
5 Icyc +
1 Bcyc +
1 Pcyc +
m1 + m2
120-MHz operation*
1*2:
0.092 to 0.142
µs
Interrupt
response
time
Register
banking
with
register
bank
overflow
Max.
5 Icyc +
1 Pcyc +
m1 + m2 +
19 (m4)
5 Icyc +
3 Bcyc +
1 Pcyc +
m1 + m2 +
19 (m4)
5 Icyc +
1 Bcyc +
1 Pcyc +
m1 + m2 +
19 (m4)
120-MHz operation*
1*2:
0.245 to 0.300
µs
Notes: m1 to m4 are the number of states needed for the following memory accesses.
m1: Vector address read (longword read)
m2: SR save (longword write)
m3: PC save (longword write)
m4: Banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the
stack.
1. In the case of m1 = m2 = m3 = m4 = 1 Icyc.
2. In the case of I
φ:Bφ:Pφ = 120:60:30 [MHz].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com