SH7672 datasheet(32/1292 Pages) RENESAS

32 / 1292 page

Section 1 Overview

Rev. 1.00 Nov. 14, 2007 Page 6 of 1262

REJ09B0437-0100

Classification

Module/Function Description

Clock pulse

generator (CPG)

• Clock mode: Input clock can be selected from external

input (EXTAL or CKIO) or crystal resonator (EXTAL/XTAL

or USB_X1/USB_X2).

• Three types of clocks generated

 CPU clock:

 200 MHz (maximum) (regular specifications)

 133 MHz (maximum) (wide temperature

specifications)

 Bus clock:

 100 MHz (maximum) (regular specifications)

 66 MHz (maximum) (wide temperature specifications)

 Peripheral clock:

 50 MHz (maximum) (regular specifications)

 33 MHz (maximum) (wide temperature specifications)

These maximum frequencies are target values that were set

when we prepared this hardware manual. We will determine

the guaranteed maximum frequencies after the final

evaluation result of this LSI is obtained.

Clock

Power-down

modes

• Three power-down modes provided to reduce the current

consumption in this LSI

 Sleep mode

 Software standby mode

 Module standby mode

Compare match

timer (CMT)

• Two-channel 16-bit counter

• Four types of clocks selectable (Pφ/8, Pφ/32, Pφ/128, or

φ/512)

• Generates a compare match interrupt

Timer

Watchdog timer

(WDT)

• One-channel watchdog timer

A counter overflow can reset this LSI

SH7672 Datasheet(PDF) 32 Page - Renesas Technology Corp

SH7672 Datasheet(HTML) 32 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL