38K2 datasheet(170/358 Pages) RENESAS

170 / 358 page

2.2 Interrupt

Rev.2.00

Oct 15, 2006

page 21 of 112

38K2 Group

REJ09B0338-0200

APPLICATION

2.2.8 Notes on interrupts

(1)

Change of relevant register settings

When the setting of the following registers or bits is changed, the interrupt request bit may be set

to “1”. When not requiring the interrupt occurrence synchronized with these setting, take the following

sequence.

•Interrupt edge selection register (address 0FF316)

•Timer X mode register (address 2316)

Set the above listed registers or bits as the following sequence.

Fig. 2.2.15 Sequence of changing relevant register

s Reason

When setting the following, the interrupt request bit may be set to “1”.

•When setting external interrupt active edge

Concerned register: Interrupt edge selection register (address 0FF316)

Timer X mode register (address 2316)

Set the corresponding interrupt enable bit to “0”

(disabled) .

↓

Set the interrupt edge select bit (active edge switch

bit) or the interrupt (source) select bit to “1”.

↓

NOP (One or more instructions)

↓

Set the corresponding interrupt request bit to “0”

(no interrupt request issued).

↓

Set the corresponding interrupt enable bit to “1”

(enabled).

38K2 Datasheet(PDF) 170 Page - Renesas Technology Corp