| Electronic Components Datasheet Search |
|
SH7018 Datasheet(PDF) 405 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7018 Datasheet(HTML) 405 Page - Renesas Technology Corp |
|
405 / 431 page ![]() 389 19.3.2 Control Signal Timing Table 19.5 Control Signal Timing Conditions: V CC = 3.0 to 3.6 V, PVCC = 5.0 ± 0.5 V, PVCC ≥ VCC, AVCC = 3.0 to 3.6 V, AV CC ≥ VCC, VSS = AVSS = 0 V, f = 20 MHz, Ta = –20 to +75°C Item Symbol Min Max Unit Figure RES rise and fall t RESr, t RESf — 200 ns Figure 19.4 RES pulse width t RESW 40 — t cyc NMI rise and fall t NMIr, t NMIf — 200 ns RES setup time* t RESS 35 — ns Figure 19.4, NMI setup time* t NMIS 35 — ns Figure 19.5 IRQ7, IRQ6, and IRQ3 to IRQ0 setup time* (edge detection) t IRQES 35 — ns IRQ7, IRQ6, and IRQ3 to IRQ0 setup time* (level detection) t IRQLS 35 — ns NMI hold time t NMIH 35 — ns Figure 19.5 IRQ7, IRQ6, and IRQ3 to IRQ0 hold time t IRQEH 35 — ns Note: * The RES, NMI, IRQ7, IRQ6, and IRQ3 to IRQ0 signals are input asynchronously. If the setup time indicated is maintained, the clock rise (in the case of RES) or fall (in the case of NMI, IRQ7, IRQ6, and IRQ3 to IRQ0) will be recognized as a change in level. If the setup time indicated is not maintained, the change may not be recognized until the next clock rise or fall. CK RES tRESf tRESW tRESr tRESS tRESS VIH VIH VIL VIL Figure 19.4 Reset Input Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |