Electronic Components Datasheet Search
  English  ▼

X  

SH7018 Datasheet(PDF) 273 Page - Renesas Technology Corp

Part # SH7018
Description  SuperH??RISC engine
PDF  431 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7018 Datasheet(HTML) 273 Page - Renesas Technology Corp

Back Button SH7018 Datasheet HTML 269Page - Renesas Technology Corp SH7018 Datasheet HTML 270Page - Renesas Technology Corp SH7018 Datasheet HTML 271Page - Renesas Technology Corp SH7018 Datasheet HTML 272Page - Renesas Technology Corp SH7018 Datasheet HTML 273Page - Renesas Technology Corp SH7018 Datasheet HTML 274Page - Renesas Technology Corp SH7018 Datasheet HTML 275Page - Renesas Technology Corp SH7018 Datasheet HTML 276Page - Renesas Technology Corp SH7018 Datasheet HTML 277Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 273 / 431 page
background image
257
using the PFC. When TE is cleared to 0, the transmission section is initialized regardless of the
present transmission status.
Receive Error Flags and Transmitter Operation (Clock Synchronous Mode Only): When a
receive error flag (ORER, PER, or FER) is set to 1, the SCI will not start transmitting even if
TDRE is set to 1. Be sure to clear the receive error flags to 0 before starting to transmit. Note that
clearing RE to 0 does not clear the receive error flags.
Receive Data Sampling Timing and Receive Margin in the Asynchronous Mode: The SCI1
operates on a base clock of 16 times the bit rate frequency in the asynchronous mode. In receiving,
the SCI1 synchronizes internally with the falling edge of the start bit, which it samples on the base
clock. Receive data is latched on the rising edge of the eighth base clock pulse (figure 12.21).
07 8
15 07 8
15 0
5
Base clock
Receive
data (RxD)
Synchronization
sampling timing
Data
sampling timing
8 clocks
16 clocks
Start bit
–7.5 clocks
+7.5 clocks
D0
D1
Figure 12.21 Receive Data Sampling Timing in the Asynchronous Mode
The receive margin in the asynchronous mode can therefore be expressed as:
M = (0.5 –
1
2N
D – 0.5
N
) – (L – 0.5) F –
(1 + F)
× 100%
M : Receive margin (%)
N : Ratio of clock frequency to bit rate (N = 16)
D : Clock duty cycle (D = 0 to 1.0)
L : Frame length (L = 9 to 12)
F : Absolute deviation of clock frequency
From the equation above, if F = 0 and D = 0.5 the receive margin is 46.875%:
D
= 0.5, F = 0
M = (0.5 – 1/(2
× 16)) × 100%
= 46.875%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com