SH7052 datasheet(337/919 Pages) RENESAS

337 / 919 page

311

and channel 8 are linked by the timer connection register (TCNR), the corresponding channel 8

down-counter (DCNT) is started at the same time.

The OCR registers can only be accessed by a word read.

The OCR registers are initialized to H'FFFF by a power-on reset, and in hardware standby mode

and software standby mode.

10.2.19

Input Capture Registers (ICR)

The input capture registers (ICR) are 32-bit registers. The ATU-II has four 32-bit ICR registers in

channel 0.

Channel

Abbreviation

Function

ICR0AH, ICR0AL,

ICR0BH, ICR0BL,

ICR0CH, ICR0CL,

ICR0DH, ICR0DL

Dedicated input capture registers

Input Capture Registers 0AH, 0AL to 0DH, 0DL (ICR0AH, ICR0AL to ICR0DH, ICR0DL)

Bit:

Initial value:

R/W:

Bit:

Initial value:

R/W:

The ICR registers are 32-bit read-only registers used exclusively for input capture.

These dedicated input capture registers store the TCNT0 value on detection of an input capture

signal from an external source. The corresponding TSR0 bit is set to 1 at this time. The input

capture signal edge to be detected is specified by timer I/O control register TIOR0. By setting the

TRG0DEN bit in TCR10, ICR0DH and ICR0DL can also be used for input capture in a compare

match between TCNT10B and OCR10B.

The ICR registers can only be accessed by a longword read. Word reads cannot be used.

SH7052 Datasheet(PDF) 337 Page - Renesas Technology Corp