Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 397 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 397 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 393Page - Renesas Technology Corp SH7052 Datasheet HTML 394Page - Renesas Technology Corp SH7052 Datasheet HTML 395Page - Renesas Technology Corp SH7052 Datasheet HTML 396Page - Renesas Technology Corp SH7052 Datasheet HTML 397Page - Renesas Technology Corp SH7052 Datasheet HTML 398Page - Renesas Technology Corp SH7052 Datasheet HTML 399Page - Renesas Technology Corp SH7052 Datasheet HTML 400Page - Renesas Technology Corp SH7052 Datasheet HTML 401Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 397 / 919 page
background image
371
10.5.4
8-Bit or 16-Bit Accessible Registers
The timer control registers (TCR1A, TCR1B, TCR2A, TCR2B, TCR6A, TCR6B, TCR7A,
TCR7B), timer I/O control registers (TIOR1A to TIOR1D, TIOR2A to TIOR2D, TIOR3A,
TIOR3B, TIOR4A, TIOR4B, TIOR5A, TIOR5B), and the timer start register (TSTR1, TSTR2,
TSTR3) are 8-bit registers. These registers are connected to the upper 8 bits or lower 8 bits of the
internal 16-bit data bus, and can be read or written a byte at a time.
In addition, a pair of 8-bit registers for which only the least significant bit of the address is
different, such as timer I/O control register 1A (TIOR1A) and timer I/O control register 1B
(TIOR1B), can be read or written in combination a word at a time.
Figures 10.49 and 10.50 show the operation when performing individual byte read or write
accesses to TIOR1A and TIOR1B. Figure 10.51 shows the operation when performing a word
read or write access to TIOR1A and TIOR1B simultaneously.
CPU
Internal data bus
Only upper 8 bits used
Only upper 8 bits used
TIOR1B
TIOR1A
Module data bus
Bus
interface
Figure 10.49 Byte Read/Write Access to TIOR1B
CPU
Internal data bus
Only lower 8 bits used
Only lower 8 bits used
TIOR1B
TIOR1A
Module data bus
Bus
interface
Figure 10.50 Byte Read/Write Access to TIOR1A
CPU
Internal data bus
TIOR1B
TIOR1A
Module data bus
Bus
interface
Figure 10.51 Word Read/Write Access to TIOR1A and TIOR1B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com