Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 399 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 399 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 395Page - Renesas Technology Corp SH7052 Datasheet HTML 396Page - Renesas Technology Corp SH7052 Datasheet HTML 397Page - Renesas Technology Corp SH7052 Datasheet HTML 398Page - Renesas Technology Corp SH7052 Datasheet HTML 399Page - Renesas Technology Corp SH7052 Datasheet HTML 400Page - Renesas Technology Corp SH7052 Datasheet HTML 401Page - Renesas Technology Corp SH7052 Datasheet HTML 402Page - Renesas Technology Corp SH7052 Datasheet HTML 403Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 399 / 919 page
background image
373
Select counter clock
1
Set port-ATU-II connection
2
Set input waveform edge
detection
3
Start counter
4
Input capture operation
Start
Figure 10.53 Sample Setup Procedure for Input Capture
Sample Setup Procedure for Waveform Output by Output Compare-Match: An example of
the setup procedure for waveform output by output compare-match is shown in figure 10.54.
1. Select the first-stage counter clock ø' in prescaler register (PSCR), and the second-stage
counter clock ø" with the CKSEL bit in the timer control register (TCR). When selecting an
external clock, also select the external clock edge type with the CKEG bit in TCR.
2. Set the port control register corresponding to the waveform output port to ATU output
compare-match output. Also set the corresponding bit to 1 in the port IO register to specify the
output attribute for the port.
3. Select 0, 1, or toggle output for output compare-match output with the timer I/O control
register (TIOR). If necessary, a timer interrupt request can be sent to the CPU on output
compare-match by making the appropriate setting in the interrupt enable register (TIER).
4. Set the timing for compare-match generation in the ATU general register (GR) corresponding
to the port set in 2.
5. Set the corresponding bit to 1 in the timer start register (TSTR) to start the free-running
counter (TCNT). Waveform output is performed from the relevant port when the TCNT value
and GR value match.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com