Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 515 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 515 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 511Page - Renesas Technology Corp SH7052 Datasheet HTML 512Page - Renesas Technology Corp SH7052 Datasheet HTML 513Page - Renesas Technology Corp SH7052 Datasheet HTML 514Page - Renesas Technology Corp SH7052 Datasheet HTML 515Page - Renesas Technology Corp SH7052 Datasheet HTML 516Page - Renesas Technology Corp SH7052 Datasheet HTML 517Page - Renesas Technology Corp SH7052 Datasheet HTML 518Page - Renesas Technology Corp SH7052 Datasheet HTML 519Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 515 / 919 page
background image
489
Figure 14.20 shows an example of SCI transmit operation.
Bit 0
Bit 1
Bit 7
Bit 0
Bit 1
Bit 6
Serial clock
Serial data
Transfer direction
Bit 7
TXI interrupt
handler writes
data in TDR and
clears TDRE to 0
1 frame
TXI interrupt
request
TDRE
TEND
LSB
MSB
TEI interrupt
request
TXI interrupt
request
Figure 14.20 Example of SCI Transmit Operation
SCI serial transmission operates as follows.
1. The SCI monitors the TDRE bit in SSR. When TDRE is cleared to 0 the SCI recognizes that
the transmit data register (TDR) contains new data and loads this data from TDR into the
transmit shift register (TSR).
2. After loading the data from TDR into TSR, the SCI sets the TDRE bit to 1 and starts
transmitting. If the transmit-data-empty interrupt enable bit (TIE) in SCR is set to 1, the SCI
requests a transmit-data-empty interrupt (TXI) at this time.
If clock output mode is selected, the SCI outputs eight serial clock pulses. If an external clock
source is selected, the SCI outputs data in synchronization with the input clock. Data is output
from the TxD pin in order from the LSB (bit 0) to the MSB (bit 7).
3. The SCI checks the TDRE bit when it outputs the MSB (bit 7). If TDRE is 0, the SCI loads
data from TDR into TSR, then begins serial transmission of the next frame. If TDRE is 1, the
SCI sets the TEND bit in SSR to 1, transmits the MSB, then holds the transmit data pin (TxD)
in the MSB state. If the transmit-end interrupt enable bit (TEIE) in SCR is set to 1, a transmit-
end interrupt (TEI) is requested at this time.
4. After the end of serial transmission, the SCK pin is held in the high state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com