Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 548 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 548 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 544Page - Renesas Technology Corp SH7052 Datasheet HTML 545Page - Renesas Technology Corp SH7052 Datasheet HTML 546Page - Renesas Technology Corp SH7052 Datasheet HTML 547Page - Renesas Technology Corp SH7052 Datasheet HTML 548Page - Renesas Technology Corp SH7052 Datasheet HTML 549Page - Renesas Technology Corp SH7052 Datasheet HTML 550Page - Renesas Technology Corp SH7052 Datasheet HTML 551Page - Renesas Technology Corp SH7052 Datasheet HTML 552Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 548 / 919 page
background image
522
15.2.13
Interrupt Mask Register (IMR)
The interrupt mask register (IMR) is a 16-bit readable/writable register containing flags that
enable or disable requests by individual interrupt sources.
Bit:
15
14
13
12
11
10
9
8
IMR7
IMR6
IMR5
IMR4
IMR3
IMR2
IMR1
—
Initial value:
1
1
1
1
1
1
1
0
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—
Bit:
7
6
5
4
3
2
1
0
——
—
IMR12
——
IMR9
IMR8
Initial value:
1
1
1
1
1
1
1
1
R/W:
R
R
R
R/W
R
R
R/W
R/W
• Bit 15—Overload Frame/Bus Off Recovery Interrupt Mask (IMR7): Enables or disables
overload frame/bus off recovery interrupt requests.
Bit 15: IMR7
Description
0
Overload frame/bus off recovery interrupt request (OVR) by IRR7 to CPU
enabled
1
Overload frame/bus off recovery interrupt request (OVR) by IRR7 to CPU
disabled
(Initial value)
• Bit 14—Bus Off Interrupt Mask (IMR6): Enables or disables bus off interrupt requests caused
by the transmit error counter.
Bit 14: IMR6
Description
0
Bus off interrupt request (ERS) by IRR6 to CPU enabled
1
Bus off interrupt request (ERS) by IRR6 to CPU disabled
(Initial value)
• Bit 13—Error Passive Interrupt Mask (IMR5): Enables or disables error passive interrupt
requests caused by the transmit/receive error counter.
Bit 13: IMR5
Description
0
Error passive interrupt request (ERS) by IRR5 to CPU enabled
1
Error passive interrupt request (ERS) by IRR5 to CPU disabled (Initial value)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com