Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 573 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 573 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 569Page - Renesas Technology Corp SH7052 Datasheet HTML 570Page - Renesas Technology Corp SH7052 Datasheet HTML 571Page - Renesas Technology Corp SH7052 Datasheet HTML 572Page - Renesas Technology Corp SH7052 Datasheet HTML 573Page - Renesas Technology Corp SH7052 Datasheet HTML 574Page - Renesas Technology Corp SH7052 Datasheet HTML 575Page - Renesas Technology Corp SH7052 Datasheet HTML 576Page - Renesas Technology Corp SH7052 Datasheet HTML 577Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 573 / 919 page
background image
547
Initialization (after Hardware Reset Only): These settings should be made while the HCAN is
in bit configuration mode.
1. IRR0 clearing
The reset interrupt flag (IRR0) is always set after a power-on reset or recovery from software
standby mode. As an HCAN interrupt is initiated immediately when interrupts are enabled,
IRR0 should be cleared.
2. HCAN pin port settings
To prevent erroneous identification of CAN bus data, HCAN pin port settings should be made
first. See section 15.3.2, HCAN Pin Port Settings, and section 18, Pin Function Controller, for
details.
3. Bit rate settings
Set values relating to the CAN bus communication speed and re-synchronization. See section
15.3.2, Bit Rate Settings, for details.
4. Mailbox transmit/receive settings
Each channel has one receive-only mailbox (mailbox 0) and 15 mailboxes that can be set for
reception. Thus a total of 32 mailboxes can be used for reception. To set a mailbox for
reception, set the corresponding bit to 1 in the mailbox configuration register (MBCR). The
initial setting for mailboxes is 0, designating transmission use. See section 15.3.2, Mailbox
Transmit/Receive Settings, for details.
5. Mailbox (RAM) initialization
As message control/data registers (MCx[x], MDx[x]) are configured in RAM, their initial
values after powering on are undefined, and so bit initialization is necessary. Write 0s or 1s to
the mailboxes. See section 15.3.2, Mailbox (Message Control/Data (MCx[x], MDx[x]) Initial
Settings, for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com