Electronic Components Datasheet Search
  English  ▼

X  

SH7243 Datasheet(PDF) 388 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 388 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 384Page - Renesas Technology Corp SH7243 Datasheet HTML 385Page - Renesas Technology Corp SH7243 Datasheet HTML 386Page - Renesas Technology Corp SH7243 Datasheet HTML 387Page - Renesas Technology Corp SH7243 Datasheet HTML 388Page - Renesas Technology Corp SH7243 Datasheet HTML 389Page - Renesas Technology Corp SH7243 Datasheet HTML 390Page - Renesas Technology Corp SH7243 Datasheet HTML 391Page - Renesas Technology Corp SH7243 Datasheet HTML 392Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 388 / 1726 page
background image
Section 9 Bus State Controller (BSC)
Rev. 1.00 Jun. 26, 2008 Page 358 of 1692
REJ09B0393-0100
• Deep power-down mode
The low-power SDRAM supports deep power-down mode as a low-power consumption mode.
In the partial self-refresh function, self-refresh is performed on a specific area. In deep power-
down mode, self-refresh will not be performed on any memory area. This mode is effective in
systems where all of the system memory areas are used as work areas.
If the RMODE bit in the SDCR is set to 1 while the DEEP and RFSH bits in the SDCR are set to
1, the low-power SDRAM enters deep power-down mode. If the RMODE bit is cleared to 0, the
CKE signal is pulled high to cancel deep power-down mode. Before executing an access after
returning from deep power-down mode, the power-up sequence must be re-executed.
Tpw
Tp
Tdpd
Trc
Hi-Z
Trc
Trc
Trc
Trc
CK
CKE
A25 to A0
CSn
RD/
WR
RASL
DQMxx
D15 to D0
BS
DACKn*2
A12/A11*1
CASL
Notes: 1. Address pin to be connected to pin A10 of SDRAM.
2. The waveform for DACKn is when active low is specified.
Figure 9.34 Deep Power-Down Mode Transition Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com