Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SH7243 Datasheet(PDF) 413 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 413 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 409Page - Renesas Technology Corp SH7243 Datasheet HTML 410Page - Renesas Technology Corp SH7243 Datasheet HTML 411Page - Renesas Technology Corp SH7243 Datasheet HTML 412Page - Renesas Technology Corp SH7243 Datasheet HTML 413Page - Renesas Technology Corp SH7243 Datasheet HTML 414Page - Renesas Technology Corp SH7243 Datasheet HTML 415Page - Renesas Technology Corp SH7243 Datasheet HTML 416Page - Renesas Technology Corp SH7243 Datasheet HTML 417Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 413 / 1726 page
background image
Section 10 Direct Memory Access Controller (DMAC)
Rev. 1.00 Jun. 26, 2008 Page 383 of 1692
REJ09B0393-0100
10.2
Input/Output Pins
The external pins for DMAC are described below. Table 10.1 lists the configuration of the pins
that are connected to external bus. DMAC has pins for four channels (CH0 to CH3) for SH7286
and two channels (CH0 and CH1) for SH7243 and SH7285, as the external bus use.
Table 10.1
Pin Configuration
Channel Name
Abbreviation I/O
Function
DMA transfer request DREQ0
I
DMA transfer request input from an
external device to channel 0
0
DMA transfer request
acknowledge
DACK0
O
DMA transfer request acknowledge
output from channel 0 to an external
device
DMA transfer request DREQ1
I
DMA transfer request input from an
external device to channel 1
1
DMA transfer request
acknowledge
DACK1
O
DMA transfer request acknowledge
output from channel 1 to an external
device
DMA transfer request DREQ2
I
DMA transfer request input from an
external device to channel 2 (only in
SH7286)
2
DMA transfer request
acknowledge
DACK2
O
DMA transfer request acknowledge
output from channel 2 to an external
device (only in SH7286)
DMA transfer request DREQ3
I
DMA transfer request input from an
external device to channel 3 (only in
SH7286)
3
DMA transfer request
acknowledge
DACK3
O
DMA transfer request acknowledge
output from channel 3 to an external
device (only in SH7286)
0
DMA transfer end
TEND0
O
DMA transfer end output for channel 0
1
DMA transfer end
TEND1
O
DMA transfer end output for channel 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com