Electronic Components Datasheet Search
  English  ▼

X  

SH7243 Datasheet(PDF) 111 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 111 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 107Page - Renesas Technology Corp SH7243 Datasheet HTML 108Page - Renesas Technology Corp SH7243 Datasheet HTML 109Page - Renesas Technology Corp SH7243 Datasheet HTML 110Page - Renesas Technology Corp SH7243 Datasheet HTML 111Page - Renesas Technology Corp SH7243 Datasheet HTML 112Page - Renesas Technology Corp SH7243 Datasheet HTML 113Page - Renesas Technology Corp SH7243 Datasheet HTML 114Page - Renesas Technology Corp SH7243 Datasheet HTML 115Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 1726 page
background image
Section 4 Clock Pulse Generator (CPG)
Rev. 1.00 Jun. 26, 2008 Page 81 of 1692
REJ09B0393-0100
4.4
Register Descriptions
The clock pulse generator has the following registers.
Table 4.4
Register Configuration
Register Name
Abbreviation R/W
Initial Value Address
Access Size
Frequency control register
FRQCR
R/W
H'0333
H'FFFE0010 16
MTU2S clock frequency
control register
MCLKCR
R/W
H'43
H'FFFE0410 8
AD clock frequency control
register
ACLKCR
R/W
H'43
H'FFFE0414 8
Oscillation stop detection
control register
OSCCR
R/W
H'00
H'FFFE001C 8
4.4.1
Frequency Control Register (FRQCR)
FRQCR is a 16-bit readable/writable register used to specify whether a clock is output from the
CK pin in software standby mode, the frequency multiplication ratio of PLL circuit 1, and the
frequency division ratio of the internal clock (I
φ) and peripheral clock (Pφ). FRQCR can be
accessed only in word units. After executing an instruction for modifying the FRQCR, be sure to
execute 32 NOP instructions. Especially when writing/erasing to the flush memory, execute the
NOP operation for 32P
φ clock after having confirmed the set value by reading the FRQCR.
FRQCR is initialized to H'0333 only by a power-on reset. FRQCR retains its previous value by a
manual reset or in software standby mode. The previous value is also retained when an internal
reset is triggered by an overflow of the WDT.
When switching the division ratio of bus clock frequency, the CK pin is fixed at low level for a
cycle of an input clock so as to prevent a hazard of switching.
15
14
13
12
11
10
9876543210
Bit:
Initial value:
R/W:
000
00110011
011
RRR
R
0
R
R/W
R/W
R/W
R
0
R
R/W
R/W
R/W
R/W
R/W
R/W
---
-
--
-
IFC[2:0]
STC[2:0]
PFC[2:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com