Electronic Components Datasheet Search
  English  ▼

X  

7733 Datasheet(PDF) 345 Page - Renesas Technology Corp

Part # 7733
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 Datasheet(HTML) 345 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 341Page - Renesas Technology Corp 7733 Datasheet HTML 342Page - Renesas Technology Corp 7733 Datasheet HTML 343Page - Renesas Technology Corp 7733 Datasheet HTML 344Page - Renesas Technology Corp 7733 Datasheet HTML 345Page - Renesas Technology Corp 7733 Datasheet HTML 346Page - Renesas Technology Corp 7733 Datasheet HTML 347Page - Renesas Technology Corp 7733 Datasheet HTML 348Page - Renesas Technology Corp 7733 Datasheet HTML 349Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 345 / 940 page
background image
CONNECTING EXTERNAL DEVICES
7733 Group User’s Manual
12–20
12.4.1 Operation in Hold state
_____
When “L” level is input to pin HOLD while the bus is not in use, this signal is accepted at the falling edge
_____
of clock
φ1 in each bus cycle. When “L” level is input to pin HOLD while the bus is in use, this signal is
accepted at the last falling edge of clock
φ1. (Refer to Figures 12.4.2 to 12.4.6.) When word data which
starts from an odd address is accessed by the two bus cycles, determination is performed only in the
second bus cycle. (Refer to Figure 12.4.1.)
_____
When “L” level which was input to pin HOLD is accepted,
φCPU is stopped at the next rising edge of clock
_____
φ1. At this time, pin HLDA outputs “L” level, and so the external is informed that the microcomputer is in
_____
__
____
the hold state. After one cycle of clock
φ1 has passed since pin HLDA’s level becomes “L,” pins R/W, BHE
and the external bus enter the floating state.
_____
The hold state can be terminated by setting pin HOLD’s level to “H” again. When “H” level is input to pin
_____
_____
HOLD
, the signal is accepted at the falling edge of clock
φ1. When “H” level which was input to pin HOLD
_____
is accepted, pin HLDA’s level goes from “L” to “H.” And then, the hold state is terminated after one cycle
of clock
φ1 has passed.
Figures 12.4.2 to 12.4.6 show the timing when the hold state is accepted and terminated.
_____
g In the ready state, determination of pin HOLD’s input level is not performed.
A
Clock
1
ALE
At reading
At writing
E
q Determination timing of pin HOLD’s input level
A
Not
determined
Determined
Word data is accessed by the two bus cycles.
(in this case, no wait)
A
A
WW
Fig.12.4.1 Determination when word data which starts from odd address is accessed by the two bus
cycles
12.4 Hold function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com