Electronic Components Datasheet Search
  English  ▼

X  

7733 Datasheet(PDF) 411 Page - Renesas Technology Corp

Part # 7733
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 Datasheet(HTML) 411 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 407Page - Renesas Technology Corp 7733 Datasheet HTML 408Page - Renesas Technology Corp 7733 Datasheet HTML 409Page - Renesas Technology Corp 7733 Datasheet HTML 410Page - Renesas Technology Corp 7733 Datasheet HTML 411Page - Renesas Technology Corp 7733 Datasheet HTML 412Page - Renesas Technology Corp 7733 Datasheet HTML 413Page - Renesas Technology Corp 7733 Datasheet HTML 414Page - Renesas Technology Corp 7733 Datasheet HTML 415Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 411 / 940 page
background image
APPLICATIONS
7733 Group User’s Manual
17–4
17.1.2 Calculation ways for timing
When expanding memory, use a memory of which specifications satisfy the following timing requirements:
address access time (ta(AD)) and data setup time for writing data (tsu(D)). Calculation ways for ta(AD) and
tsu(D) are described below.
Œ Address access time of external memory [ta(AD)]
ta(AD) = td(An/A-E) + tw(EL) – tsu(D-E)
– (address decode timeV1 + address latch delay timeV2)
td(An/A-E) : td(An-E) or td(A-E)
address decode timeV1: time necessary for validating a chip select signal after an address is decoded
address latch delay timeV2: delay time necesarry for latching an address
(This is not necessary on the minimum model.)
 Data setup time of external memory for writing data [tsu(D)]
tsu(D) = tw(EL) – td(E-D)
Table 17.1.2 lists the calculation formulas and constants for each parameter in the above formulas. Figure
17.1.1 shows bus timing diagrams. Figure 17.1.2 shows the relationship between ta(AD) and 2•f(f2). Figure
17.1.3 shows the relationship between tsu(D) and 2•f(f2).
Table 17.1.2 Calculation formulas and constants for each parameter (Unit: ns)
Software wait
Wait bit
Wait selection bit
td(A-E)
td(An-E)
tw(EL)
tsu(D-E)
td(E-DQ)
Wait 1
0
1
Wait 0
0
0
No wait
1
0 or 1
– 30
2 ! 109
2•f(f2)
1 ! 109
2•f(f2)
– 28
3 ! 109
2•f(f2)
– 45
32
45
4 ! 109
2•f(f2)
– 30
Wait bit: Bit 2 at address 5E16
Wait selection bit: Bit 0 at address 5F16
Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = “0.”
17.1 Memory expansion



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com