7733 datasheet(412/940 Pages) RENESAS

412 / 940 page

APPLICATIONS

7733 Group User’s Manual

17–5

Fig. 17.1.1 Bus timing diagrams

tsu(D-E)

When BYTE = “L” (External data bus = 16 bits wide)

ALE

High-order

address

Low-order address

td(An-E)

td(A-E)

tsu(D-E)

tw(EL)

When data is written

High-order

address

Low-order data

td(E-DQ)

Low-order address

When data is read

Middle-order

address

td(A-E)

Middle-order

address

High-order data

td(E-DQ)

R/W

When BYTE = “H” (External data bus = 8 bits wide)

Middle-order address

ALE

High-order

address

Low-order address

td(An-E)

td(A-E)

tsu(D-E)

tw(EL)

A0 to A7

A8 to A15

A16/D0 to A23/D7

High-order

address

Data

td(E-DQ)

Middle-order address

Low-order address

When data is written

When data is read

R/W

Data

ta(AD)

tsu(D)

tw(EL)

ta(AD)

tsu(D)

tw(EL)

A0 to A7

A8/D8 to A15/D15

A16/D0 to A23/D7

: Specifications of the 7733 Group

(The others are specifications of external

memory.)

17.1 Memory expansion

7733 Datasheet(PDF) 412 Page - Renesas Technology Corp

7733 Datasheet(HTML) 412 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL