Electronic Components Datasheet Search
  English  ▼

X  

7733 Datasheet(PDF) 444 Page - Renesas Technology Corp

Part # 7733
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 Datasheet(HTML) 444 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 440Page - Renesas Technology Corp 7733 Datasheet HTML 441Page - Renesas Technology Corp 7733 Datasheet HTML 442Page - Renesas Technology Corp 7733 Datasheet HTML 443Page - Renesas Technology Corp 7733 Datasheet HTML 444Page - Renesas Technology Corp 7733 Datasheet HTML 445Page - Renesas Technology Corp 7733 Datasheet HTML 446Page - Renesas Technology Corp 7733 Datasheet HTML 447Page - Renesas Technology Corp 7733 Datasheet HTML 448Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 444 / 940 page
background image
APPLICATIONS
7733 Group User’s Manual
17–37
Fig. 17.2.14 Approximate flowchart (3)
17.2 Serial I/O
Flag used to determine whether a data
reception error has occurred or not = “0”
Confirmed receive data is stored in [REC_DATA]
[F_ERROR]
“0”
0: No error is found.
1: Error is found.
Whether data has been correctly received
or not is determined.
[F_ERROR]: Flag used for determination of data reception error
[WORK_RAM]: RAM where receive data is temporarily stored
[REC_DATA]: RAM where confirmed receive data is stored
[F_DATAIN]: Flag used to determine whether a reception interrupt
request has occurred or not
[REC_DATA]
[WORK_RAM]
0: No error is found.
(Note)
[WORK_RAM]
UART1 receive buffer register
(address 3E16)
[F_DATAIN]
“1”
Flag used to determine whether a reception
interrupt request has occurred or not = “1”
Register return processing
RTI
Register save processing
UART1 reception interrupt routine
Error sum flag?
(bit 7 at address
3D16)
Overrun error flag?
(bit 4 at address
3D16)
1: Error is found.
[F_ERROR]
“1”
Reception enable bit
“0”
(
bit 2 at address 3D16)
All of error flags = “0”
(Reception is disabled.)
Receive data is temporarily stored in [WORK_RAM]
Framing error flag = “0”
Parity error flag = “0”
If the next data is received from when the error sum flag is checked until the contents of the UART1 receive buffer
register is transferred to [WORK_RAM], an overrun error occurs.
Therefore, at this timing, the content of the overrun error flag is checked again.
Note:
Flag used to determine whether a
data reception error has occurred
or not = “1”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com