7733 datasheet(538/940 Pages) RENESAS

538 / 940 page

EXTERNAL ROM VERSION

7733 Group User’s Manual

20–22

20.7 Timer A

Fig. 20.7.9 Initial setting example for registers related to pulse output port mode (3)

Counting is started.

Setting of the count start flag to “1”

Count start flag (address 40 16)

Timer A0 count start flag

Timer A1 count start flag ( Note)

Timer A2 count start flag

Timer A3 count start flag ( Note)

Setting of the waveform output mode register

Waveform output mode register

(address 6216)

Continued from

"Initial setting example for registers related to

pulse output port mode (2)"

on the preceding page

Setting of the interrupt priority level

Timer A0 interrupt control register (address 75 16)

Timer A1 interrupt control register (address 76 16) (Note)

Timer A2 interrupt control register (address 77 16)

Timer A3 interrupt control register (address 78 16) (Note)

Interrupt priority level selection bits

When using interrupts, one of levels 1-7 must be set.

When disabling interrupts, level 0 must be set.

Note: This is used when the pulse width is modulated.

Waveform output selection bits

0 0: Port P5 is a programmable I/O port.

0 1: RTP1 is selected.

1 0: RTP0 is selected.

1 1: RTP0 and RTP1 are selected.

b1 b0

Polarity selection bit (Affective only for RTP0)

0: Positive polarity

1: Negative polarity

Pulse width modulation selection bit by timer A1

0: Not modulated

1: Modulated

Pulse width modulation selection bit by timer A3

0: Not modulated

1: Modulated

Note: This is used when the pulse width

is modulated.

7733 Datasheet(PDF) 538 Page - Renesas Technology Corp

7733 Datasheet(HTML) 538 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL