7733 datasheet(230/940 Pages) RENESAS

230 / 940 page

SERIAL I/O

7733 Group User’s Manual

8–27

8.3.3 Method of transmission

Figures 8.3.3 and 8.3.4 show initial setting examples for related registers when transmitting. Transmission

is started when all of the following conditions ( to ) are satisfied. When an external clock is selected,

satisfy conditions to with the following preconditions satisfied.

[Preconditions for UART0 and UART1]

• The CLKi pin’s input is at “H” level.

(When an external clock is selected and the CLK polarity selection bit = “0.”)

• The CLKi pin’s input is at “L” level.

(When an external clock is selected and the CLK polarity selection bit = “1.”)

Note: When an internal clock is selected, the above preconditions are ignored.

[Preconditions for UART2]

• The CLKi pin’s input is at “H” level.

(When an external clock is selected)

Note: When an internal clock is selected, the above precondition is ignored.

Transmit enable state (transmit enable bit = “1”)

Transmit data is present in the UARTi transmission buffer register (transmission buffer empty flag =

“0”).

_____

____

The CTSi pin’s input is at “L” level (when the CTS function is selected)

____

Note: When the CTS function is not selected or in UART2, this condition is ignored.

____

By connecting the RTSi pin (receiver side) and CTSi pin (transmitter side), the timing of transmission and

that of reception can be matched (UART0, UART1). For details, refer to section “8.3.6 Receive operation.”

When using interrupts, settings for enabling interrupts are required. For details, refer to chapter “4.

Interrupts.”

Figure 8.3.5 shows how to write data after transmission is started and Figure 8.3.6 shows how to detect

the transmit completion.

8.3 Clock synchronous serial I/O mode

7733 Datasheet(PDF) 230 Page - Renesas Technology Corp