Electronic Components Datasheet Search
  English  ▼

X  

7733 Datasheet(PDF) 331 Page - Renesas Technology Corp

Part # 7733
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 Datasheet(HTML) 331 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 327Page - Renesas Technology Corp 7733 Datasheet HTML 328Page - Renesas Technology Corp 7733 Datasheet HTML 329Page - Renesas Technology Corp 7733 Datasheet HTML 330Page - Renesas Technology Corp 7733 Datasheet HTML 331Page - Renesas Technology Corp 7733 Datasheet HTML 332Page - Renesas Technology Corp 7733 Datasheet HTML 333Page - Renesas Technology Corp 7733 Datasheet HTML 334Page - Renesas Technology Corp 7733 Datasheet HTML 335Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 331 / 940 page
background image
CONNECTING EXTERNAL DEVICES
7733 Group User’s Manual
12–6
12.1.2 External data bus width selection signal (Pin BYTE’s level)
This signal is used to select the external data bus width from 8 bits and 16 bits. When this signal level
is “L,” the external data bus is 16 bits wide; when this signal level is “H,” the external data bus is 8 bits
wide. (Refer to Table 12.1.1.) This signal level must be fixed to either “H” or “L.”
This signal is valid only for the external areas. (When the internal area is accessed, the data bus is always
16 bits wide.)
__
12.1.3 Enable signal (E)
When data is read or written, this signal level is “L.” This signal is affected by the signal output disable
selection bit (bit 6 at address 6C16). (Refer to Table 12.1.2.)
__
Table 12.1.2 E state
When the external area is accessed
When the internal area is accessed
When the standby state selection bit
= “1” in the stop or wait mode
When the standby state selection bit
= “0” in the stop or wait mode
When not in the stop or wait mode
When in the stop or wait mode
Signal output disable selection bit
01
Memory expansion or
Microprocessor mode
Single-chip mode
Processor
mode
Conditions
Table 12.1.3 Data bus state
__
E
__
R/W
Data bus state
H
H
Not used
L
L
H
Read
L
Write
g
For the stop and wait modes and the standby state selection bit, refer to chapter “11. STOP AND WAIT
MODES.”
: Not affected by the signal output disable selection bit.
__
12.1.4 Read/Write signal (R/W)
This signal indicates data bus state. When data is written, this signal level is “L.” Table 12.1.3 lists the data
__
__
bus state indicated by signals E and R/W.
Operating
Operating
Stopped at “H” level
Stopped at “H” level Stopped at “L” level
Stopped at “H” level
Operating
Stopped at “L” level
Stopped at “H” level Stopped at “L” level
12.1 Signals required for accessing external devices



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com