 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7905 Datasheet(PDF) 59 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7905 Datasheet(HTML) 59 Page - Renesas Technology Corp |
|
|
59 / 565 page  RESET 7905 Group User’s Manual Rev.1.0 3-14 3.3 State of internal area b7 b0 b7 b0 ? ? ? ? ? ? ? ? ? ? ? ? ? RW ? 00 00 000 RW 0 ? 0 ? 000 RW 0 ? 000 RW 0 ? 000 RW 0 ? 000 RW 0 RW 00 00 0 ? RW 00 00 0 ? 0 0 0 (Note 20) (Note 20) (Note 20) (Note 20) (Note 20) (Note 20) (Note 20) (Note 20) ? A-D register 9 A-D register 11 A-D register 10 A-D register 8 ? 00 00 0 0 ? 00 0 0 0 0 ? 00 0 0 0 0 ? ? ? ? ? 00 0 0 0 0 (Note 19) (Note 19) (Note 19) (Note 19) (Note 19) (Note 19) (Note 19) (Note 19) UART2 transmit interrupt control register UART2 receive interrupt control register RW RW ? 0 0 ? 000 0 00 (Note 20) (Note 20) (Note 20) Register name Address Access characteristics State immediately after reset Timer A5 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register Timer A9 interrupt control register Timer A6 interrupt control register INT7 interrupt control register INT6 interrupt control register INT5 interrupt control register Notes 19: The access characteristics at addresses E016 to E716 vary according to the contents of the comparator function select register 1 (address DD16). (Refer to “CHAPTER 12. A-D CONVERTER.”) 20: Do not write to this register. E016 E116 E216 E316 E416 E516 E616 E716 E816 E916 F016 F116 F216 F316 F416 F516 F616 F716 F816 F916 FA16 FB16 FC16 FD16 FE16 FF16 EB16 EC16 ED16 EE16 EF16 EA16 q Internal RAM area At hardware reset ................................................................................. Retains the state immediately before reset (Note 21). At software reset.................................................................................................... Retains the state immediately before reset. At termination of the stop or wait mode (when hardware reset is used for the termination.)....................................Retains the state immediately before the STP or WIT instruction is executed. At power-on reset..................................................................................................................................................... Undefined. Notes 21 : When a reset operation starts while writing to the internal RAM area is in process, the microcomputer will be reset before the completion of writing. Accordingly, the contents of the area where the writing was in process will become undefined. Fig. 3.3.9 State of SFR and internal RAM areas immediately after reset (8) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
