| Electronic Components Datasheet Search |
|
7905 Datasheet(PDF) 68 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7905 Datasheet(HTML) 68 Page - Renesas Technology Corp |
|
68 / 565 page ![]() CLOCK GENERATING CIRCUIT 7905 Group User’s Manual Rev.1.0 4-7 – 1 4.2 Clocks (3) System clock select bit (bit 5) This bit selects a clock source of fsys. When this bit = “0,” fXIN is selected as fsys; and when this bit = “1,” fPLL as the one. (See Table 4.2.1.) Clearing the PLL circuit operation enable bit (bit 1) to “0” clears the system clock select bit to “0.” Also, while the PLL circuit operation enable bit = “0,” nothing can be written to the system clock select bit. (Fixed to be “0.”) In order to set the system clock select bit to “1” after reset, it is necessary to wait 2 ms after the stabilization of f(XIN). To rewrite the PLL multiplication ratio select bits (bits 2 and 3), clear the system clock select bit to “0” simultaneously. Then, set this bit to “1” 2 ms after the rewriting of the PLL multiplication ratio select bits. (See Figure 4.2.3.) System clock select bit (bit 5) PLL multiplication ratio select bits (bits 3, 2) (Note 1) fsys 0 1 – 01 (double) 10 (triple) 11 (quadruple) f(XIN) f(XIN) ✕ 2 f(XIN) ✕ 3 f(XIN) ✕ 4 PLL circuit operation enable bit (bit 1) Clock source Frequency (Note 2) fXIN fPLL fPLL fPLL fsys/2 fsys/4 fsys/32 fsys/128 fsys/1024 fsys/8192 Do not select. Internal peripheral device’s operation clock 00 Peripheral device’s clock select bits 1, 0 f1 f2 f16 f64 f512 f4096 fsys fsys/2 fsys/16 fsys/64 fsys/512 fsys/4096 01 10 11 fsys fsys fsys/8 fsys/32 fsys/256 fsys/2048 (Note) Table 4.2.1 fsys selection Notes 1: The PLL multiplication ratio select bits must be set so that fsys is in the range from 10 MHz to 20 MHz. After reset, these bits are allowed to be changed only once. 2: Be sure that fsys does not exceed 20 MHz. Table 4.2.2 Internal peripheral device’s operation clock frequency (4) Peripheral device’s clock select bits 1, 0 (bits 7, 6) These bits select the internal peripheral device’s operation clock frequency listed in Table 4.2.2. Note: To set the peripheral device’s clock select bits 1, 0 to “012,” be sure that a frequency of fsys must be 10 MHz or less. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |