Electronic Components Datasheet Search
  English  ▼

X  

MAX11008 Datasheet(PDF) 49 Page - Maxim Integrated Products

Part # MAX11008
Description  Dual RF LDMOS Bias Controller with Nonvolatile Memory
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX11008 Datasheet(HTML) 49 Page - Maxim Integrated Products

Back Button MAX11008 Datasheet HTML 45Page - Maxim Integrated Products MAX11008 Datasheet HTML 46Page - Maxim Integrated Products MAX11008 Datasheet HTML 47Page - Maxim Integrated Products MAX11008 Datasheet HTML 48Page - Maxim Integrated Products MAX11008 Datasheet HTML 49Page - Maxim Integrated Products MAX11008 Datasheet HTML 50Page - Maxim Integrated Products MAX11008 Datasheet HTML 51Page - Maxim Integrated Products MAX11008 Datasheet HTML 52Page - Maxim Integrated Products MAX11008 Datasheet HTML 53Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 67 page
background image
Dual RF LDMOS Bias Controller with
Nonvolatile Memory
______________________________________________________________________________________
49
PG_SET1
PG_SET0
PGA GAIN
00
2
01
10
1X
25
Table 11c. PGA1 and PGA2 Gain Setting
Bits (PG_SET[1:0])
CKSEL1
CKSEL0
ADC CONVERSION TYPE
00
Internally timed acquisitions and conversions start by writing to the ADC Conversion register
and enabling one or more channels. See the ADC Conversion Register (ADCCON) (Write
Only) section. All of the selected channels are sequentially converted each time the ADC
Conversion register is written to.
01
Internally timed acquisitions and conversions start by asserting a low pulse at
CNVST
whenever one or more channels are enabled in the ADC Conversion register. All of the
selected channels are sequentially converted each time a low pulse is asserted at
CNVST.
1
0
Reserved. Do not use.
11
Selected channels are converted individually each time
CNVST is pulled low. Each low pulse
on
CNVST converts the next channel in the sequence.
Table 11d. Clock Mode and
CNVST Bit (CKSEL[1:0])
ADCREF1
ADCREF0
ADC REFERENCE
0
X
ADC uses external reference voltage supplied at the ADCREF input.
1
0
ADC uses internal reference voltage.
11
ADC uses internal reference voltage. Connect external decoupling capacitor at REFADC for
better noise performance.
Table 11e. ADC Reference Configuration Bits (ADCREF[1:0])
X = Don’t care.
X = Don’t care.
DACREF1
DACREF0
DAC REFERENCE
0
X
DAC uses external reference voltage supplied at the DACREF input.
1
0
DAC uses internal reference voltage.
11
DAC uses internal reference voltage. Connect external decoupling capacitor at REFDAC for
better noise performance.
Table 11f. DAC Reference Configuration Bits (DACREF[1:0])
X = Don’t care.
X = Don’t care.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com