3-72

TELCOM SEMICONDUCTOR, INC.

PERSONAL COMPUTER

DATA ACQUISITION A/D CONVERTER

TC835

The new measurement cycle begins with a 10,001-

count auto-zero phase. At the end of this phase the busy

signal goes high.

STROBE Output (Pin 26)

During the measurement cycle, the STROBE control

line is pulsed low five times. The five low pulses occur in the

pulses after the end of the measurement cycle, the first

The digit drive signals will continue to permit display

scanning. STROBE pulses are not repeated until a new

measurement is completed. The digit drive signals will not

continue if the previous signal resulted in an overrange

condition.

The active low STROBE pulses aid BCD data transfer to

UARTs, processors and external latches. (See Application

Note 16.)

BUSY Output (Pin 21)

At the beginning of the signal-integration phase, BUSY

goes high and remains high until the first clock pulse after the

integrator zero crossing. BUSY returns to the logic "0" state

after the measurement cycle ends in an overrange condi-

tion. The internal display latches are loaded during the first

clock pulse after BUSY, and are latched at the clock pulse

end. The BUSY signal does not go high at the beginning of

the measurement cycle, which starts with the auto-zero

cycle.

OVERRANGE Output (Pin 27)

If the input signal causes the reference voltage integra-

tion time to exceed 20,000 clock pulses, the OVERRANGE

output is set to a logic "1." The overrange output register is

set when BUSY goes low, and is reset at the beginning of the

next reference-integration phase.

UNDERRANGE Output (Pin 28)

If the output count is 9% of full scale or less (

≤1800

counts), the underrange register bit is set at the end of

BUSY. The bit is set low at the next signal-integration phase.

POLARITY Output (Pin 23)

A positive input is registered by a logic "1" polarity signal.

The polarity bit is valid at the beginning of reference inte-

grate and remains valid until determined during the next

conversion.

Figure 8. Strobe Signal Pulses Low Five Times per Conversion

END OF CONVERSION

D5 (MSD)

DATA

BUSY

B1–B8

STROBE

D5

D4

D3

D2

D1

D4

DATA

D3

DATA

D2

DATA

D1 (LSD)

DATA

D5

DATA

NOTE ABSENCE

OF STROBE

201

COUNTS

200

COUNTS

200

COUNTS

200

COUNTS

200

COUNTS

200

COUNTS

200

COUNTS

*

PULSE IS DEPENDENT ON ANALOG INPUT.

TC835

OUTPUTS

The polarity bit is valid even for a zero reading. Signals

less than the converter's LSB will have the signal polarity

determined correctly. This is useful in null applications.

DIGIT Drive Outputs (Pins 12, 17, 18, 19 and 20)

Digit drive signals are positive-going signals. The scan

All five digits are scanned continuously, unless an

overrange condition occurs. In an overrange condition, all

digit drives are held low from the final STROBE pulse until

the beginning of the next reference-integrate phase. The

scanning sequence is then repeated. This provides a blink-

ing visual display indication.

BCD Data Outputs (Pins 13, 14, 15 and 16)

positive-true logic signals. The data bits become active

simultaneously with the digit drive signals. In an overrange

condition, all data bits are at a logic "0" state.