Electronic Components Datasheet Search
  English  ▼

X  

LTC4265 Datasheet(PDF) 8 Page - Linear Technology

Part # LTC4265
Description  IEEE 802.3at High Power PD Interface Controller with 2-Event Classifi cation Recognition
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC4265 Datasheet(HTML) 8 Page - Linear Technology

Back Button LTC4265 Datasheet HTML 4Page - Linear Technology LTC4265 Datasheet HTML 5Page - Linear Technology LTC4265 Datasheet HTML 6Page - Linear Technology LTC4265 Datasheet HTML 7Page - Linear Technology LTC4265 Datasheet HTML 8Page - Linear Technology LTC4265 Datasheet HTML 9Page - Linear Technology LTC4265 Datasheet HTML 10Page - Linear Technology LTC4265 Datasheet HTML 11Page - Linear Technology LTC4265 Datasheet HTML 12Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
LTC4265
8
4265f
APPLICATIONS INFORMATION
SIGNATURE CORRUPT OPTION
In some designs that include an auxiliary power option,
it is necessary to prevent a PD from being detected by a
PSE. The LTC4265 signature resistance can be corrupted
with the SHDN pin (Figure 3). Taking the SHDN pin high
will reduce the signature resistor below 11k which is an
invalid signature per the IEEE 802.3af/at specification, and
alerts the PSE not to apply power. Invoking the SHDN pin
also ceases operation for classification and disconnects
the LTC4265 load from the PD input. If this feature is not
used, connect SHDN to VIN.
During classification probing, the PSE presents a fixed
voltage between 15.5V and 20.5V to the PD (Figure 2).
The LTC4265 asserts a load current representing the PD
power classification. The classification load current is
programmed with a resistor RCLASS that is chosen from
Table 2.
Table 2. Summary of Power Classifications and LTC4265
RCLASS Resistor Selection
CLASS
USAGE
MAXIMUM
POWER LEVELS
AT INPUT OF PD
(W)
NOMINAL
CLASSIFICATION
LOAD CURRENT
(mA)
LTC4265
RCLASS
RESISTOR
(Ω, 1%)
0
Default
0.44 to 12.95
< 0.4
Open
1
Optional
0.44 to 3.84
10.5
124
2
Optional
3.84 to 6.49
18.5
69.8
3
Optional
6.49 to 12.95
28
45.3
4
Optional
12.95 to 25.5
40
30.9
2-EVENT CLASSIFICATION AND THE T2PSE PIN
A Type-2 PSE may declare the availability of high power by
performing 2-event classification (Layer 1) or by commu-
nicating over the high speed data line (Layer 2). A Type-2
PD must recognize both layers of communication. Since
Layer 2 communications takes place directly between the
PSE and the LTC4265 load, the LTC4265 concerns itself
only with recognizing 2-event classification.
Figure 3. 25k Signature Resistor with Disable
GND
VIN
SHDN
LTC4265
TO AUX
4265 F03
25k SIGNATURE
RESISTOR
14k
TO
PSE
CLASSIFICATION
Classification provides a method for more efficient power
allocation by allowing the PSE to identify a PD power clas-
sification. Class 0 is included in the IEEE specification for
PDs that don’t support classification. Class 1-3 partitions
PDs into 3 distinct power ranges. Class 4 includes the new
power range under IEEE802.3at (See Table 2).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com