| Electronic Components Datasheet Search |
|
LTC2483 Datasheet(PDF) 24 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2483 Datasheet(HTML) 24 Page - Linear Technology |
|
24 / 32 page ![]() 24 LTC2483 2483f APPLICATIO S I FOR ATIO Input Bandwidth The combined effect of the internal SINC4 digital filter and of the analog and digital autocalibration circuits deter- mines the LTC2483 input bandwidth. When the internal oscillator is used, the 3dB input bandwidth is 3.3Hz. If an external conversion clock generator of frequency fEOSC is connected to the CA0/F0 pin, the 3dB input bandwidth is 11.8 • 10–6 • fEOSC. Due to the complex filtering and calibration algorithms utilized, the converter input bandwidth is not modeled very accurately by a first order filter with the pole located at the 3dB frequency. When the internal oscillator is used, the shape of the LTC2483 input bandwidth is shown in Figure 24. When an external oscillator of fre- quency fEOSC is used, the shape of the LTC2483 input bandwidth can be derived from Figure 24, in which the horizontal axis is scaled by fEOSC/279.2kHz. The conversion noise (600nVRMS typical for VREF = 5V) can be modeled by a white noise source connected to a noise free converter. The noise spectral density is 47nV √Hz for an infinite bandwidth source and 64nV √Hz for a single 0.5MHz pole source. From these numbers, it is clear that particular attention must be given to the design of external amplification circuits. Such circuits face the simultaneous requirements of very low bandwidth (just a few Hz) in order to reduce the output referred noise and relatively high bandwidth (at least 500kHz) necessary to drive the input switched-capacitor network. A possible solution is a high gain, low bandwidth amplifier stage followed by a high bandwidth unity-gain buffer. When external amplifiers are driving the LTC2483, the ADC input referred system noise calculation can be simplified by Figure 25. The noise of an amplifier driving the LTC2483 input pin can be modeled as a band limited white noise source. Its bandwidth can be approximated by the bandwidth of a single pole lowpass filter with a corner frequency fi. The amplifier noise spectral density is ni. From Figure 25, using fi as the x-axis selector, we can find on the y-axis the noise equivalent bandwidth freqi of the input driving amplifier. This bandwidth in- cludes the band limiting effects of the ADC internal calibration and filtering. The noise of the driving ampli- fier referred to the converter input and including all these effects can be calculated as N = ni • √freqi. The total system noise (referred to the LTC2483 input) can now be obtained by summing as square root of sum of squares the three ADC input referred noise sources: the LTC2483 internal noise, the noise of the IN+ driving amplifier and the noise of the IN– driving amplifier. If the CA0/F0 pin is driven by an external oscillator of frequency fEOSC, Figure 25 can still be used for noise calculation if the x-axis is scaled by fEOSC/307200. For large values of the ratio fEOSC/307200, the Figure 25 plot accuracy begins to decrease, but at the same time the LTC2483 noise floor rises and the noise contribution of the driving amplifiers lose significance. Normal Mode Rejection and Antialiasing One of the advantages delta-sigma ADCs offer over con- ventional ADCs is on-chip digital filtering. Combined with a large oversampling ratio, the LTC2483 significantly simplifies antialiasing filter requirements. Additionally, the input current cancellation feature of the LTC2483 allows external lowpass filtering without degrading the DC performance of the device. The SINC4 digital filter provides greater than 120dB nor- mal mode rejection at all frequencies except DC and integer multiples of the modulator sampling frequency (fS). The LTC2483’s autocalibration circuits further sim- plify the antialiasing requirements by additional normal mode signal filtering both in the analog and digital domain. Independent of the operating mode, fS = 256 • fN = 2048 • fOUTMAX where fN is the notch frequency and fOUTMAX is the maximum output data rate. In the internal oscillator mode, fS = 13960Hz. In the external oscillator mode, fS = fEOSC/20. The performance of the normal mode rejection is shown in Figures 26 and 27. The regions of low rejection occurring at integer multiples of fS have a very narrow bandwidth. Magnified details of the normal mode rejection curves are shown in Figure 28 (rejection near DC) and Figure 29 (rejection at fS = 256fN) where fN represents the notch frequency. These curves have been derived for the external oscillator mode but they can be used in all operating modes by appropriately selecting the fN value. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |