SE97 datasheet(32/55 Pages) NXP

32 / 55 page

SE97_7

Product data sheet

Rev. 07 — 29 January 2010

32 of 55

NXP Semiconductors

SE97

DDR memory module temp sensor with integrated SPD, 3.3 V

8.6 Temperature register (16-bit read-only)

Table 21.

Temperature register bit allocation

Bit

Symbol

ACT

AAW

BAW

SIGN

TEMP

Default

Access

Bit

Symbol

TEMP

RFU

Default

Access

Table 22.

Temperature register bit description

Bit

Symbol

Description

ACT

Above Critical Trip.

Increasing Tamb:

0 — Tamb <Tth(crit)

1 — Tamb ≥ Tth(crit)

Decreasing Tamb:

0 — Tamb <Tth(crit) − Thys

1 — Tamb ≥ Tth(crit) − Thys

AAW

Above Alarm Window.

Increasing Tamb:

0 — Tamb ≤ Ttrip(u)

1 — Tamb >Ttrip(u)

Decreasing Tamb:

0 — Tamb ≤ Ttrip(u) − Thys

1 — Tamb >Ttrip(u) − Thys

BAW

Below Alarm Window.

Increasing Tamb:

0 — Tamb ≥ Ttrip(l)

1 — Tamb <Ttrip(l)

Decreasing Tamb:

0 — Tamb ≥ Ttrip(l) − Thys

1 — Tamb <Ttrip(l) − Thys

SIGN

Sign bit.

0 — positive temperature value

1 — negative temperature value

11:1

TEMP

Temperature Value (2’s complement). (LSB = 0.125

°C)

RFU

reserved; always ‘0’

SE97 Datasheet(PDF) 32 Page - NXP Semiconductors

SE97 Datasheet(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL