Electronic Components Datasheet Search
  English  ▼

X  

PCA9501 Datasheet(PDF) 17 Page - NXP Semiconductors

Part # PCA9501
Description  8-bit I2C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM and 6 address pins
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9501 Datasheet(HTML) 17 Page - NXP Semiconductors

Back Button PCA9501 Datasheet HTML 13Page - NXP Semiconductors PCA9501 Datasheet HTML 14Page - NXP Semiconductors PCA9501 Datasheet HTML 15Page - NXP Semiconductors PCA9501 Datasheet HTML 16Page - NXP Semiconductors PCA9501 Datasheet HTML 17Page - NXP Semiconductors PCA9501 Datasheet HTML 18Page - NXP Semiconductors PCA9501 Datasheet HTML 19Page - NXP Semiconductors PCA9501 Datasheet HTML 20Page - NXP Semiconductors PCA9501 Datasheet HTML 21Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 28 page
background image
PCA9501_4
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 10 February 2009
17 of 28
NXP Semiconductors
PCA9501
8-bit I2C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM
12. Dynamic characteristics
[1]
All the timing values are valid within the operating supply voltage and ambient temperature range and refer to VIL and VIH with an input
voltage swing of VSS to VDD.
[2]
tpu(R) and tpu(W) are the delays required from the time VDD is stable until the specified operation can be initiated. These parameters are
guaranteed by design.
[3]
Tcy(W) is the maximum time that the device requires to perform the internal write operation.
Table 6.
Dynamic characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
I2C-bus timing[1] (see Figure 24)
fSCL
SCL clock frequency
-
-
400
kHz
tSP
pulse width of spikes that must be
suppressed by the input filter
-
-
50
ns
tBUF
bus free time between a STOP and START
condition
1.3
-
-
µs
tSU;STA
set-up time for a repeated START condition
0.6
-
-
µs
tHD;STA
hold time (repeated) START condition
0.6
-
-
µs
tr
rise time of both SDA and SCL signals
-
-
0.3
µs
tf
fall time of both SDA and SCL signals
-
-
0.3
µs
tSU;DAT
data set-up time
250
-
-
ns
tHD;DAT
data hold time
0
-
-
ns
tVD;DAT
data valid time
SCL LOW to
data output
-
-
1.0
µs
tSU;STO
set-up time for STOP condition
0.6
-
-
µs
Port timing
tv(Q)
data output valid time
CL ≤ 100 pF
-
-
4
µs
tsu(D)
data input set-up time
CL ≤ 100 pF
0
-
-
µs
th(D)
data input hold time
CL ≤ 100 pF
4
-
-
µs
Interrupt timing
tv(INT)
valid time on pin INT
CL ≤ 100 pF
-
-
4
µs
trst(INT)
reset time on pin INT
CL ≤ 100 pF
-
-
4
µs
Power-up timing
tpu(R)
read power-up time
[2] --1
ms
tpu(W)
write power-up time
[2] --5
ms
Write cycle limits (see Figure 25)
Tcy(W)
write cycle time
[3] -
5
10
ms
Table 7.
Non-volatile storage specifications
Parameter
Specification
memory cell data retention
10 years minimum
number of memory cell write cycles
100,000 cycles minimum



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com