Electronic Components Datasheet Search
  English  ▼

X  

PCA9501 Datasheet(PDF) 8 Page - NXP Semiconductors

Part # PCA9501
Description  8-bit I2C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM and 6 address pins
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9501 Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button PCA9501 Datasheet HTML 4Page - NXP Semiconductors PCA9501 Datasheet HTML 5Page - NXP Semiconductors PCA9501 Datasheet HTML 6Page - NXP Semiconductors PCA9501 Datasheet HTML 7Page - NXP Semiconductors PCA9501 Datasheet HTML 8Page - NXP Semiconductors PCA9501 Datasheet HTML 9Page - NXP Semiconductors PCA9501 Datasheet HTML 10Page - NXP Semiconductors PCA9501 Datasheet HTML 11Page - NXP Semiconductors PCA9501 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
PCA9501_4
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 10 February 2009
8 of 28
NXP Semiconductors
PCA9501
8-bit I2C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM
7.4 Memory operations
7.4.1 Write operations
Write operations require an additional address field to indicate the memory address
location to be written. The address field is eight bits long providing access to any one of
the 256 words of memory. There are two types of write operations, ‘byte write’ and ‘page
write’.
Write operation is possible when the Write Control pin (WC) is put at a LOW logic level (0).
When this control signal is set at 1, write operation is not possible and data in the memory
is protected.
‘Byte write’ and ‘page write’ explained below assume that WC is set to 0.
7.4.1.1
Byte write
To perform a byte write, the START condition is followed by the memory slave address and
the R/W bit set to 0. The PCA9501 will respond with an acknowledge and then consider
the next eight bits sent as the word address and the eight bits after the word address as
the data. The PCA9501 will issue an acknowledge after the receipt of both the word
address and the data. To terminate the data transfer the master issues the STOP
condition, initiating the internal write cycle to the non-volatile memory. Only write and read
operations to the quasi-bidirectional I/Os are allowed during the internal write cycle.
Fig 10. Application of multiple PCA9501s with interrupt
Fig 11. Interrupt generated by a change of input to IO5
002aad293
VDD
MICROCONTROLLER
INT
PCA9501
INT
PCA9501
INT
device 1
device 2
PCA9501
INT
device 16
1
A
S
slave address (I/O expander)
START condition
R/W
acknowledge
from slave
002aad294
1
data from port
1
12345678
SCL
9
SDA
data into IO5
INT
A5 A4 A3 A2 A1 A0
0
IO5
P
STOP
condition
tv(INT)
trst(INT)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com