Electronic Components Datasheet Search
  English  ▼

X  

R28 Datasheet(PDF) 310 Page - Renesas Technology Corp

Part # R28
Description  RENESAS 16-BIT SINGLE-CHIP MCU R8C FAMILY / R8C/2x SERIES
PDF  473 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R28 Datasheet(HTML) 310 Page - Renesas Technology Corp

Back Button R28 Datasheet HTML 306Page - Renesas Technology Corp R28 Datasheet HTML 307Page - Renesas Technology Corp R28 Datasheet HTML 308Page - Renesas Technology Corp R28 Datasheet HTML 309Page - Renesas Technology Corp R28 Datasheet HTML 310Page - Renesas Technology Corp R28 Datasheet HTML 311Page - Renesas Technology Corp R28 Datasheet HTML 312Page - Renesas Technology Corp R28 Datasheet HTML 313Page - Renesas Technology Corp R28 Datasheet HTML 314Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 310 / 473 page
background image
R8C/28 Group, R8C/29 Group
16. Clock Synchronous Serial Interface
Rev.2.10
Sep 26, 2008
Page 291 of 441
REJ09B0279-0210
16.3.2
Interrupt Requests
The I2C bus interface has six interrupt requests when the I2C bus format is used and four interrupt requests
when the clock synchronous serial format is used.
Table 16.7 lists the Interrupt Requests of I2C bus Interface.
Since these interrupt requests are allocated at the I2C bus interface interrupt vector table, determining the source
bit by bit is necessary.
STIE, NAKIE, RIE, TEIE, TIE: Bits in ICIER register
AL, STOP, NACKF, RDRF, TEND, TDRE: Bits in ICSR register
When the generation conditions listed in Table 16.7 are met, an I2C bus interface interrupt request is generated.
Set the interrupt generation conditions to 0 by the I2C bus interface interrupt routine. However, bits TDRE and
TEND are automatically set to 0 by writing transmit data to the ICDRT register and the RDRF bit is
automatically set to 0 by reading the ICDRR register. When writing transmit data to the ICDRT register, the
TDRE bit is set to 0. When data is transferred from registers ICDRT to ICDRS, the TDRE bit is set to 1 and by
further setting the TDRE bit to 0, 1 additional byte may be transmitted.
Set the STIE bit to 1 (enable stop condition detection interrupt request) when the STOP bit is set to 0.
Table 16.7
Interrupt Requests of I2C bus Interface
Interrupt Request
Generation Condition
Format
I2C bus
Clock
Synchronous
Serial
Transmit data empty
TXI
TIE = 1 and TDRE = 1
Enabled
Enabled
Transmit ends
TEI
TEIE = 1 and TEND = 1
Enabled
Enabled
Receive data full
RXI
RIE = 1 and RDRF = 1
Enabled
Enabled
Stop condition detection
STPI
STIE = 1 and STOP = 1
Enabled
Disabled
NACK detection
NAKI
NAKIE = 1 and AL = 1 (or
NAKIE = 1 and NACKF = 1)
Enabled
Disabled
Arbitration lost/overrun error
Enabled
Enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com