Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADC1413D Datasheet(PDF) 32 Page - NXP Semiconductors

Part # ADC1413D
Description  Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps serial JESD204A interface
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

ADC1413D Datasheet(HTML) 32 Page - NXP Semiconductors

Back Button ADC1413D Datasheet HTML 28Page - NXP Semiconductors ADC1413D Datasheet HTML 29Page - NXP Semiconductors ADC1413D Datasheet HTML 30Page - NXP Semiconductors ADC1413D Datasheet HTML 31Page - NXP Semiconductors ADC1413D Datasheet HTML 32Page - NXP Semiconductors ADC1413D Datasheet HTML 33Page - NXP Semiconductors ADC1413D Datasheet HTML 34Page - NXP Semiconductors ADC1413D Datasheet HTML 35Page - NXP Semiconductors ADC1413D Datasheet HTML 36Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 43 page
background image
ADC1413D_SER
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 5 — 9 February 2011
32 of 43
NXP Semiconductors
ADC1413D series
Dual 14-bit ADC; serial JESD204A interface
Table 30.
Ser_Control1 (address 0805h)
Default values are highlighted.
Bit
Symbol
Access
Value
Description
7
-
-
0
not used
6
TRISTATE_CFG_PINS
R/W
1
pins CFG3 to CFG0 are set to high-impedance. Switch to 0
automatically after start-up or reset.
5
SYNC_POL
R/W
defines the sync signal polarity:
0
synchronization signal is active LOW
1
synchronization signal is active HIGH
4
SYNC_SINGLE_ENDED R/W
defines the input mode of the sync signal:
0
synchronization input mode is set in Differential mode
1
synchronization input mode is set in Single-ended mode
3
-
-
1
not used
2
REV_SCR
-
LSBs are swapped with MSBs at the scrambler input:
0
disable
1
enable
1
REV_ENCODER
-
LSBs are swapped with MSBs at the 8-bit/10-bit encoder input:
0
disable
1
enable
0
REV_SERIAL
-
LSBs are swapped with MSBs at the lane input:
0
disable
1enable
Table 31.
Ser_Control2 (address 0806h)
Default values are highlighted.
Bit
Symbol
Access
Value
Description
7 to 2
-
-
000000
not used
1
SWAP_LANE_0_1
R/W
swaps the outputs of the JESD204A unit. (output buffer A is
connected to Lane 1, output buffer B is connected to Lane 0):
0
disable
1enable
0
SWAP_ADC_A_B
R/W
swaps the inputs of the JESD204A unit. (ADC A output is
connected to input B, ADC B is connected to input A):
0
disable
1enable
Table 32.
Ser_Analog_Ctrl (address 0808h)
Default values are highlighted.
Bit
Symbol
Access
Value
Description
7 to 3
-
-
00000
not used
2 to 0
SWING_SEL[2:0]
R/W
011
defines the swing output for the lane pads



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com