| Electronic Components Datasheet Search |
|
33480 Datasheet(PDF) 3 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
33480 Datasheet(HTML) 3 Page - Freescale Semiconductor, Inc |
|
3 / 39 page ![]() Analog Integrated Circuit Device Data Freescale Semiconductor 3 33480 TERMINAL CONNECTIONS TERMINAL CONNECTIONS Figure 3. 33480 Terminal Connections (Transparent Top View Of Package) Table 1. 33480 Terminal Definitions A functional description of each terminal can be found in the Functional Terminal Description section beginning on Page 17. Terminal Number Terminal Name Terminal Function Formal Name Definition 1 FETIN Input External FET Input This terminal is the current sense recopy of the external SMART MOSFET. 2 IGN Input Ignition Input (Active High) This input wakes the device. It also controls the Outputs 1 and 2 in case of Fail mode activation. This terminal has a passive internal pulldown. 3 RSTB Input Reset This input wakes the device. It is also used to initialize the device configuration and fault registers through SPI. This digital terminal has a passive internal pulldown. 4 FLASHER Input Flasher Input (Active High) This input wakes the device. The Fail mode can be activated by this digital input. This terminal has a passive internal pulldown. 5 CLOCK Input Clock Input The PWM frequency and timing are generated from this digital clock input by the PWM module. This terminal has an active internal pulldown current source. 6 LIMP Input Limp Home Input (Active High) The Fail mode can be activated by this digital input. This terminal has an active internal pulldown current source. 7 NC NC No Connect No internal connection to this terminal. 8 CS Input Chip Select (Active Low) When this digital signal is high, SPI signals are ignored. Asserting this terminal low starts an SPI transaction. The transaction is signaled as completed when this signal returns high. This terminal has an active internal pullup current source. 9 SCLK Input SPI Clock Input This digital input terminal is connected to the master microcontroller providing the required bit shift clock for SPI communication. This terminal has an active internal pulldown current source. 13 24 12 10 9 8 7 6 5 4 3 2 1 11 23 22 19 20 21 16 17 18 15 14 CP GND OUT5 OUT4 OUT3 OUT2 OUT1 GND CSNS GND VBAT |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |