Electronic Components Datasheet Search
  English  ▼

X  

33781 Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc

Part # 33781
Description  Quad DSI 2.02 Master with
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33781 Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc

Back Button 33781 Datasheet HTML 6Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 7Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 8Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 9Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 10Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 11Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 12Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 13Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 14Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
Analog Integrated Circuit Device Data
10
Freescale Semiconductor
33781
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
BUS TRANSMITTER
Idle-to-Signal and Signal-to-Idle Slew Rate(13)
tSLEW(IDLE)
3.0
6.0
8.0
V/
μs
Signal High-to-Low and Signal Low-to-High Slew
Rate(13),(14) (See Data Valid DSIS to DnD Timing)
tSLEW(SIGNAL)
3.0
6.0
8.0
V/
μs
Communication Data Rate Capability(14) (Ensured by
Transmitter Data
Valid and Receiver Delay Measurements)
Data Rate(before frequency spreading)
DRATE
77.1
–
200
kbps
Signal Bit Time (1 / DRATE)
(14)
The Max value depends on the settings in the FSEL bits
tBIT
5.0
–
–
μs
DBUS Start Delay, CS0 Rising Edge to DBUS(14)
note: DLY is the inter-message delay selected in the
DnCTRL register
tDBUSSTART2 2/3tBIT + (DLY-2) * tBIT
–
5/3tBIT + (DLY-2) *
tBIT
μs
Data Valid(13)
DSIF = 0.5 * VCC to DnD Fall = 5.5 V (9V < VSUPn < 40V)
DSIS = 0.5 * VCC to DnD Fall = 2.8V (9V < VSUPn < 40V)
DSIS = 0.5 * VCC to DnD Rise = 3.2V (9V < VSUPn < 40V)
DSIF = 0.5 * VCC to DnD Rise = 6.5 V (9V < VSUPn < 40V)
tDVLD1
tDVLD2
tDVLD3
tDVLD4
–
–
–
–
–
–
–
–
5.3
1.0
1.0
1.0
μs
Signal mode Over-current Shutdown Delay(14)
tOC
3.0
5.0
7.0
μs
Signal Low Time for Logic Zero
33.3% Duty Cycle
(2/3*tBIT) + 10% for threshold delta
t0LO
0.6 * tBIT
2/3 *
tBIT
0.73 * tBIT
μs
Signal Low Time for Logic One
66.7% Duty Cycle
(1/3*tBIT) + 10% for threshold delta
t1LO
0.3 * tBIT
1/3 *
tBIT
0.37 * tBIT
μs
Notes
13.
C = 2.8nF from DnH to DnL and 2.2nF from DnH and DnL to GND, capacitor tolerance = ±10%.
14.
Not measured in production.
Table 4. Dynamic Electrical Characteristics (continued)
Characteristics noted under conditions 4.75V
≤ VCC ≤ 5.25V, 9.0V ≤ VSUPn ≤ 25V,-40°C ≤ TA ≤ 90°C, unless otherwise
noted. Voltages relative to GND, unless otherwise noted. Typical values noted reflect the approximate mean values of the
parameter at TA = 25°C under nominal conditions, unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com