LPC1763 datasheet(34/79 Pages) NXP

34 / 79 page

LPC1769_68_67_66_65_64_63

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 5 April 2011

34 of 79

NXP Semiconductors

LPC1769/68/67/66/65/64/63

32-bit ARM Cortex-M3 microcontroller

See Figure 5 for an overview of the LPC17xx clock generation.

7.29.1.1

Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the

PLL and subsequently the CPU. The nominal IRC frequency is 4 MHz. The IRC is

trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC17xx use the IRC as the clock source. Software

may later switch to one of the other available clock sources.

7.29.1.2

Main oscillator

The main oscillator can be used as the clock source for the CPU, with or without using the

PLL. The main oscillator also provides the clock source for the dedicated USB PLL.

The main oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be

boosted to a higher frequency, up to the maximum CPU operating frequency, by the main

PLL. The clock selected as the PLL input is PLLCLKIN. The ARM processor clock

frequency is referred to as CCLK elsewhere in this document. The frequencies of

PLLCLKIN and CCLK are the same value unless the PLL is active and connected. The

clock frequency for each peripheral can be selected individually and is referred to as

PCLK. Refer to Section 7.29.2 for additional information.

7.29.1.3

RTC oscillator

The RTC oscillator can be used as the clock source for the RTC block, the main PLL,

and/or the CPU.

Fig 5.

LPC17xx clocking generation block diagram

MAIN

OSCILLATOR

INTERNAL

OSCILLATOR

RTC

OSCILLATOR

MAIN PLL

WATCHDOG

TIMER

REAL-TIME

CLOCK

CPU

CLOCK

DIVIDER

PERIPHERAL

CLOCK

GENERATOR

USB BLOCK

ARM

CORTEX-M3

ETHERNET

BLOCK

DMA

GPIO

NVIC

USB

CLOCK

DIVIDER

system

clock

select

(CLKSRCSEL)

USB clock config

(USBCLKCFG)

CPU clock config

(CCLKCFG)

pllclk

CCLK/8

CCLK/6

CCLK/4

CCLK/2

CCLK

pclkWDT

rtclk = 1Hz

usbclk

(48 MHz)

cclk

USB PLL

USB PLL enable

main PLL enable

32 kHz

APB peripherals

LPC17xx

002aad947

LPC1763 Datasheet(PDF) 34 Page - NXP Semiconductors

LPC1763 Datasheet(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL