Electronic Components Datasheet Search
  English  ▼

X  

DS26324 Datasheet(PDF) 2 Page - Maxim Integrated Products

Part # DS26324
Description  3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit Independent E1, T1 or J1 Selections
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26324 Datasheet(HTML) 2 Page - Maxim Integrated Products

  DS26324 Datasheet HTML 1Page - Maxim Integrated Products DS26324 Datasheet HTML 2Page - Maxim Integrated Products DS26324 Datasheet HTML 3Page - Maxim Integrated Products DS26324 Datasheet HTML 4Page - Maxim Integrated Products DS26324 Datasheet HTML 5Page - Maxim Integrated Products DS26324 Datasheet HTML 6Page - Maxim Integrated Products DS26324 Datasheet HTML 7Page - Maxim Integrated Products DS26324 Datasheet HTML 8Page - Maxim Integrated Products DS26324 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 120 page
background image
DS26324 3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit
2 of 120
TABLE OF CONTENTS
1
STANDARDS COMPLIANCE ........................................................................................................ 6
1.1
TELECOM SPECIFICATIONS COMPLIANCE ....................................................................................... 6
2
DETAILED DESCRIPTION ............................................................................................................ 7
3
BLOCK DIAGRAMS ...................................................................................................................... 8
4
PIN DESCRIPTION ...................................................................................................................... 10
5
FUNCTIONAL DESCRIPTION ..................................................................................................... 17
5.1
PORT OPERATION ...................................................................................................................... 17
5.1.1
Serial Port Operation ..................................................................................................................... 17
5.1.2
Parallel Port Operation................................................................................................................... 18
5.1.3
Interrupt Handling .......................................................................................................................... 18
5.2
POWER-UP AND RESET .............................................................................................................. 19
5.3
MASTER CLOCK ......................................................................................................................... 19
5.4
TRANSMITTER ............................................................................................................................ 20
5.4.1
Transmit Line Templates................................................................................................................ 22
5.4.2
LIU Transmit Front-End.................................................................................................................. 25
5.4.3
Transmit Dual-Rail Mode ............................................................................................................... 26
5.4.4
Transmit Single-Rail Mode ............................................................................................................. 26
5.4.5
Zero Suppression—B8ZS or HDB3 ................................................................................................ 26
5.4.6
Transmit Power-Down.................................................................................................................... 26
5.4.7
Transmit All Ones .......................................................................................................................... 27
5.4.8
Driver Fail Monitor.......................................................................................................................... 27
5.5
RECEIVER.................................................................................................................................. 27
5.5.1
Receiver Impedance Matching Calibration ..................................................................................... 27
5.5.2
Receiver Monitor Mode .................................................................................................................. 27
5.5.3
Peak Detector and Slicer ............................................................................................................... 28
5.5.4
Receive Level Indicator.................................................................................................................. 28
5.5.5
Clock and Data Recovery............................................................................................................... 28
5.5.6
Loss of Signal ................................................................................................................................ 28
5.5.7
AIS ................................................................................................................................................ 29
5.5.8
Receive Dual-Rail Mode ................................................................................................................ 29
5.5.9
Receive Single-Rail Mode .............................................................................................................. 30
5.5.10 Bipolar Violation and Excessive Zero Detector ............................................................................... 30
5.6
JITTER ATTENUATOR .................................................................................................................. 31
5.7
G.772 MONITOR ........................................................................................................................ 32
5.8
LOOPBACKS............................................................................................................................... 32
5.8.1
Analog Loopback ........................................................................................................................... 32
5.8.2
Digital Loopback ............................................................................................................................ 33
5.8.3
Remote Loopback.......................................................................................................................... 33
5.9
BERT........................................................................................................................................ 34
5.9.1
General Description ....................................................................................................................... 34
5.9.2
Configuration and Monitoring ......................................................................................................... 35
5.9.3
Receive Pattern Detection.............................................................................................................. 36
5.9.4
Transmit Pattern Generation .......................................................................................................... 38
6
REGISTER MAPS AND DEFINITION .......................................................................................... 39
6.1
REGISTER DESCRIPTION............................................................................................................. 48
6.1.1
Primary Register Bank ................................................................................................................... 48
6.1.2
Secondary Register Bank............................................................................................................... 63
6.1.3
Individual LIU Register Bank .......................................................................................................... 66
6.1.4
BERT Registers ............................................................................................................................. 84
7
JTAG BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT.................................. 91
7.1
TAP CONTROLLER STATE MACHINE ............................................................................................ 92
7.1.1
Test-Logic-Reset ........................................................................................................................... 92
7.1.2
Run-Test-Idle................................................................................................................................. 92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com