Electronic Components Datasheet Search
  English  ▼

X  

LPC178X Datasheet(PDF) 93 Page - NXP Semiconductors

Part # LPC178X
Description  32-bit ARM Cortex-M3 microcontroller
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC178X Datasheet(HTML) 93 Page - NXP Semiconductors

Back Button LPC178X Datasheet HTML 89Page - NXP Semiconductors LPC178X Datasheet HTML 90Page - NXP Semiconductors LPC178X Datasheet HTML 91Page - NXP Semiconductors LPC178X Datasheet HTML 92Page - NXP Semiconductors LPC178X Datasheet HTML 93Page - NXP Semiconductors LPC178X Datasheet HTML 94Page - NXP Semiconductors LPC178X Datasheet HTML 95Page - NXP Semiconductors LPC178X Datasheet HTML 96Page - NXP Semiconductors LPC178X Datasheet HTML 97Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 117 page
background image
LPC178X_7X
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 2 — 27 May 2011
93 of 117
NXP Semiconductors
LPC178x/7x
32-bit ARM Cortex-M3 microcontroller
11.10 Ethernet
Remark: The Ethernet block is available on parts LPC1788/86 and LPC1778/76.
[1]
Output drivers can drive a load
 25 pF accommodating over 12 inch of PCB trace and the input
capacitance of the receiving device.
[2]
Timing values are given from the point at which the clock signal waveform crosses 1.4 V to the valid input or
output level.
Fig 27. Differential data-to-EOP transition skew and EOP width
002aab561
tPERIOD
differential
data lines
crossover point
source EOP width: tFEOPT
receiver EOP width: tEOPR1, tEOPR2
crossover point
extended
differential data to
SE0/EOP skew
n
× tPERIOD + tFDEOP
Table 26.
Dynamic characteristics: Ethernet
Tamb = 40 C to 85 C, VDD(REG)(3V3) = 3.0 V to 3.6 V. Values guaranteed by design.
Symbol Parameter
Conditions
Min
Max
Unit
RMII mode
fclk
clock frequency
for ENET_RX_CLK
[1]
-50
MHz
dclk
clock duty cycle
[1]
50
50
%
tsu
set-up time
for ENET_TXDn, ENET_TX_EN,
ENET_RXDn, ENET_RX_ER,
ENET_RX_DV
[1][2]
4-
ns
th
hold time
for ENET_TXDn, ENET_TX_EN,
ENET_RXDn, ENET_RX_ER,
ENET_RX_DV
[1][2]
2-
ns
MII mode
fclk
clock frequency
for ENET_TX_CLK
[1]
-
25
MHz
dclk
clock duty cycle
[1]
50
50
%
tsu
set-up time
for ENET_TXDn, ENET_TX_EN,
ENET_TX_ER
[1][2]
4-
ns
th
hold time
for ENET_TXDn, ENET_TX_EN,
ENET_TX_ER
[1][2]
2-
ns
fclk
clock frequency
for ENET_RX_CLK
[1]
-
25
MHz
dclk
clock duty cycle
[1]
50
50
%
tsu
set-up time
for ENET_RXDn, ENET_RX_ER,
ENET_RX_DV
[1][2]
4-
ns
th
hold time
for ENET_RXDn, ENET_RX_ER,
ENET_RX_DV
[1][2]
2-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com