| Electronic Components Datasheet Search |
|
L3GD20TR Datasheet(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L3GD20TR Datasheet(HTML) 17 Page - STMicroelectronics |
|
17 / 44 page ![]() L3GD20 Digital main blocks Doc ID 022116 Rev 1 17/44 4.2.1 Bypass mode In Bypass mode, the FIFO is not operational and for this reason it remains empty. As described in Figure 7 below, for each channel only the first address is used. The remaining FIFO slots are empty. When new data is available, the old data is overwritten. Figure 7. Bypass mode 4.2.2 FIFO mode In FIFO mode, data from the yaw, pitch and roll channels is stored in the FIFO. A watermark interrupt can be enabled (I2_WMK bit into CTRL_REG3 (22h)) in order to be raised when the FIFO is filled to the level specified in the WTM 4:0 bits of FIFO_CTRL_REG (2Eh). The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO stops collecting data from the input channels. To restart data collection, the FIFO_CTRL_REG (2Eh) must be written back to Bypass mode. FIFO mode is represented in Figure 8: FIFO mode. x0 yi z0 y0 x1 y1 z1 x2 y2 z2 x31 y31 z31 xi,yi,zi empty AM07231v1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |