| Electronic Components Datasheet Search |
|
F75113 Datasheet(PDF) 49 Page - Feature Integration Technology Inc. |
|
|
|||||||||||||||||||||||||||||
F75113 Datasheet(HTML) 49 Page - Feature Integration Technology Inc. |
|
49 / 87 page ![]() Dec,2011 V0.13P - 47 - F75113 2 GP22_ RESON R/W 0 Turn on the GPIO22 pin internal pull-up resistor with 10KΩ. 1 GP21_ RESON R/W 0 Turn on the GPIO21 pin internal pull-up resistor with 10KΩ. 0 GP20_ RESON R/W 0 Turn on the GPIO20 pin internal pull-up resistor with 10KΩ. 8.2.48 GPIO2X Input De-bounce Register ⎯ Index 36h Bit Name R/W Default Description 7 GP27_ ENDB R/W 0 Enable GPIO27 input de-bounce with 10u (Maximum, when input signal and detected clock is synchronicity) or 25ms (Maximum, when input signal and detected clock is synchronicity) second that selected by 3Ch bit7. 6 GP26_ ENDB R/W 0 Enable GPIO26 input de-bounce with 10u (Maximum, when input signal and detected clock is synchronicity) or 25ms (Maximum, when input signal and detected clock is synchronicity) second that selected by 3Ch bit6. 5 GP25_ ENDB R/W 0 Enable GPIO25 input de-bounce with 10u (Maximum, when input signal and detected clock is synchronicity) or 25ms (Maximum, when input signal and detected clock is synchronicity) second that selected by 3Ch bit5. 4 GP24_ ENDB R/W 0 Enable GPIO24 input de-bounce with 10u (Maximum, when input signal and detected clock is synchronicity) or 25ms (Maximum, when input signal and detected clock is synchronicity) second that selected by 3Ch bit4. 3 GP23_ ENDB R/W 0 Enable GPIO23 input de-bounce with 10u (Maximum, when input signal and detected clock is synchronicity) or 25ms (Maximum, when input signal and detected clock is synchronicity) second that selected by 3Ch bit3. 2 GP22_ ENDB R/W 0 Enable GPIO22 input de-bounce with 10u (Maximum, when input signal and detected clock is synchronicity) or 25ms (Maximum, when input signal and detected clock is synchronicity) second that selected by 3Ch bit2. 1 GP21_ ENDB R/W 0 Enable GPIO21 input de-bounce with 10u (Maximum, when input signal and detected clock is synchronicity) or 25ms (Maximum, when input signal and detected clock is synchronicity) second that selected by 3Ch bit1. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |