Electronic Components Datasheet Search
  English  ▼

X  

SPC564B74L7 Datasheet(PDF) 96 Page - STMicroelectronics

Part # SPC564B74L7
Description  32-bit MCU family built on the Power Architecture® for automotive body electronics applications
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC564B74L7 Datasheet(HTML) 96 Page - STMicroelectronics

Back Button SPC564B74L7 Datasheet HTML 92Page - STMicroelectronics SPC564B74L7 Datasheet HTML 93Page - STMicroelectronics SPC564B74L7 Datasheet HTML 94Page - STMicroelectronics SPC564B74L7 Datasheet HTML 95Page - STMicroelectronics SPC564B74L7 Datasheet HTML 96Page - STMicroelectronics SPC564B74L7 Datasheet HTML 97Page - STMicroelectronics SPC564B74L7 Datasheet HTML 98Page - STMicroelectronics SPC564B74L7 Datasheet HTML 99Page - STMicroelectronics SPC564B74L7 Datasheet HTML 100Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 118 page
background image
Electrical Characteristics
SPC564Bxx - SPC56ECxx
96/118
Doc ID 17478 Rev 4
4.19.2
DSPI characteristics
IDD_HV_ADC0 CC
D
ADC_0
supply
current on
VDD_HV_ADC0
VDD =
5.5 V
Analog static
consumption (no
conversion)
200
µA
Analog dynamic
consumption
(continuous
conversion)
—4
mA
IDD_HV_ADC1 CC
D
ADC_1
supply
current on
VDD_HV_ADC1
VDD =
5.5 V
Analog static
consumption (no
conversion)
300
× fperiph
µA
VDD =
5.5 V
Analog dynamic
consumption
(continuous
conversion)
6mA
IDD_HV(FLASH)
CC
D
CFlash +
DFlash
supply
current on
VDD_HV_ADC
VDD =
5.5 V
13.25
mA
IDD_HV(PLL)
CC
D
PLL supply
current on
VDD_HV
VDD =
5.5 V
0.0031
× fperiph
1.
Operating conditions: TA = 25 °C, fperiph = 8 MHz to 120 MHz.
2.
fperiph is in absolute value.
Table 49.
On-chip peripherals current consumption(1) (continued)
Symbol
C
Parameter
Conditions
Value(2)
Unit
Min
Typ
Max
Table 50.
DSPI timing
Spec
Characteristic
Symbol
Unit
Min
Max
1
DSPI Cycle Time
tSCK
Refer
note(1)
—ns
Internal delay between pad associated to SCK and pad
associated to CSn in master mode for CSn1->0
Δt
CSC
115
ns
Internal delay between pad associated to SCK and pad
associated to CSn in master mode for CSn1->1
Δt
ASC
15
ns
2
CS to SCK Delay(2)
tCSC
7—
ns
3
After SCK Delay(3)
tASC
15
ns
4
SCK Duty Cycle
tSDC
0.4
× tSCK
0.6
× tSCK
ns
Slave Setup Time
(SS active to SCK setup time)
tSUSS
5—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com