SPC564B74L7 datasheet(51/118 Pages) STMICROELECTRONICS

51 / 118 page

SPC564Bxx - SPC56ECxx

Electrical Characteristics

Doc ID 17478 Rev 4

51/118

4.4

Recommended operating conditions

Table 10.

Recommended operating conditions (3.3 V)

Symbol

Parameter

Conditions

Value

Unit

Min

Max

VSS_HV

SR Digital ground on VSS_HV pins

—

VDD_HV_A

(1)

Voltage on VDD_HV_A pins with

respect to ground (VSS_HV)

—3.0

3.6

VDD_HV_B

(1)

Voltage on VDD_HV_B pins with

respect to ground (VSS_HV)

—3.0

3.6

VSS_LV

(2)

Voltage on VSS_LV (low

voltage digital supply) pins with

respect to ground (VSS_HV)

—VSS_HV − 0.1

VSS_HV +0.1

VRC_CTRL

(3)

Base control voltage for

external BCP68 NPN device

Relative to VDD_LV

0VDD_LV +1

VSS_ADC

Voltage on VSS_HV_ADC0,

VSS_HV_ADC1 (ADC

reference) pin with respect to

ground (VSS_HV)

—VSS_HV − 0.1

VSS_HV +0.1

VDD_HV_ADC0

(4)

Voltage on VDD_HV_ADC0

with respect to ground

(VSS_HV)

—3.0(5)

3.6

Relative to

VDD_HV_A

(6)

VDD_HV_A − 0.1

VDD_HV_A + 0.1

VDD_HV_ADC1

(7)

Voltage on VDD_HV_ADC1

with respect to ground

(VSS_HV)

—3.0

3.6

Relative to

VDD_HV_A

(6)

VDD_HV_A − 0.1

VDD_HV_A +0.1

VIN

Voltage on any GPIO pin with

respect to ground (VSS_HV)

—VSS_HV − 0.1

—

Relative to

VDD_HV_A/HV_B

—

VDD_HV_A/HV_B

+0.1

IINJPAD

Injected input current on any

pin during overload condition

—

−55

IINJSUM

Absolute sum of all injected

input currents during overload

condition

—

−50

TVDD

VDD_HV_A slope to ensure

correct power up(8)

——

0.5

V/µs

—

0.5

—

V/min

Ambient temperature under

bias

fCPU up to

120 MHz

+ 2%

–40

125

°C

Junction temperature under

bias

—

−40

150

100 nF EMI capacitance and 10 µF bulk capacitance need to be provided between each VDD/VSS_HV pair.

100 nF EMI capacitance and 10 µF bulk capacitance need to be provided between each of the four VDD_LV/VSS_LV supply

pairs. For details refer to the Power Management chapter of the SPC564Bxx and SPC56ECxx Reference Manual.

This voltage is internally generated by the device and no external voltage should be supplied.

100 nF capacitance needs to be provided between VDD_ADC/VSS_ADC pair.

SPC564B74L7 Datasheet(PDF) 51 Page - STMicroelectronics

SPC564B74L7 Datasheet(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL