| Electronic Components Datasheet Search |
|
WM8988 Datasheet(PDF) 37 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8988 Datasheet(HTML) 37 Page - Wolfson Microelectronics plc |
|
37 / 56 page ![]() Production Data WM8988 w PD, Rev 4.0, October 2008 37 AUDIO INTERFACE CONTROL The register bits controlling audio format, word length and master / slave mode are summarised in Table 31. MS selects audio interface operation in master or slave mode. In Master mode BCLK and LRC are outputs. The frequency of LRC is set by the sample rate control bits SR[4:0] and USB. In Slave mode BCLK and LRC are inputs. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 7 BCLKINV 0 BCLK invert bit (for master and slave modes) 0 = BCLK not inverted 1 = BCLK inverted 6 MS 0 Master / Slave Mode Control 1 = Enable Master Mode 0 = Enable Slave Mode 5 LRSWAP 0 Left/Right channel swap 1 = swap left and right DAC data in audio interface 0 = output left and right data as normal right, left and i2s modes – LRCLK polarity 1 = invert LRCLK polarity 0 = normal LRCLK polarity 4 LRP 0 DSP Mode – mode A/B select 1 = MSB is available on 1 st BCLK rising edge after LRC rising edge (mode B) 0 = MSB is available on 2 nd BCLK rising edge after LRC rising edge (mode A) 3:2 WL[1:0] 10 Audio Data Word Length 11 = 32 bits (see Note) 10 = 24 bits 01 = 20 bits 00 = 16 bits R7 (07h) Digital Audio Interface Format 1:0 FORMAT[1:0] 10 Audio Data Format Select 11 = DSP Mode 10 = I 2S Format 01 = Left justified 00 = reserved (do not use this setting) Table 31 Audio Data Format Control AUDIO INTERFACE OUTPUT TRISTATE Register bit TRI, register 24(18h) bit[3] can be used to tristate the ADCDAT pin and switch ADCLRC, DACLRC and BCLK to inputs. In Slave mode (MASTER=0) LRC and BCLK are by default configured as inputs and only ADCDAT will be tri-stated, (see Table 32). REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R24(18h) Additional Control (2) 3 TRI 0 Tristates ADCDAT and switches ADCLRC, DACLRC and BCLK to inputs. 0 = ADCDAT is an output, LRC and BCLK are inputs (slave mode) or outputs (master mode) 1 = ADCDAT is tristated, LRC and BCLK are inputs Table 32 Tri-stating the Audio Interface |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |