| Electronic Components Datasheet Search |
|
ADV7175 Datasheet(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7175 Datasheet(HTML) 18 Page - Analog Devices |
|
18 / 36 page ![]() ADV7175/ADV7176 REV. A –18– MODE REGISTER 1 MR1 (MR17–MR10) (Address (SR4–SR0) = 01H) Mode Register 1 is a 8-bit wide register. Figure 32 shows the various operations under the control of Mode Register 1. This register can be read from as well written to. MODE REGISTER 1 (MR17–MR10) BIT DESCRIPTION Interlaced Mode Control (MR10): This bit is used to setup the output to interlaced or non-inter- laced mode. This mode is only relevant when the part is in composite video mode. Closed Captioning Field Control (MR12–MR11) These bits control the field that close captioning data is displayed on close captioning information can be displayed on an odd field, even field or both fields. DAC Control (MR16–MR13) These bits can be used to power down the DACs. This can be used to reduce the power consumption of the ADV7175/ADV7176 if any of the DACs are not required in the application. Color Bar Control (MR17) This bit can be used to generate and output an internal color bar. The color bar configuration is 75/75/75/7.5 for NTSC and 100/0/75/0 for PAL. MR11 MR10 MR17 MR12 MR13 MR15 MR16 MR14 CLOSED CAPTIONING FIELD SELECTION 0 0 NO DATA OUT 0 1 ODD FIELD ONLY 1 0 EVEN FIELD ONLY 1 1 DATA OUT (BOTH FIELDS) MR12 MR11 COMPOSITE DAC CONTROL 0 NORMAL 1 POWER DOWN MR16 GREEN/LUMA DAC CONTROL 0 NORMAL 1 POWER DOWN MR14 RED/CHROMA DAC CONTROL 0 NORMAL 1 POWER DOWN MR13 BLUE/COMPOSITE DAC CONTROL 0 NORMAL 1 POWER DOWN MR15 INTERLACE CONTROL 0 INTERLACED 1 NON-INTERLACED MR10 COLOR BAR CONTROL 0 DISABLE 1 ENABLE MR17 Figure 32. Mode Register 1 MODE REGISTER 0 (MR07–MR00) BIT DESCRIPTION Encode Mode Control (MR01–MR00): These bits are used to set up the encode mode. The ADV7175/ ADV7176 can be set up to output NTSC, PAL (B, D, G, H, I), PAL (M) and PAL (N) standard video. Pedestal Control (MR02) This bit specifies whether a pedestal is to be generated on the NTSC composite video signal. This bit is invalid if the ADV7175/ADV7176 is configured in PAL mode. Luminance Filter Control (MR04–MR03) These bits are used for selecting between a filter for the lumi- nance signal. These filters automatically are set to the cutoff fre- quency for the low-pass filters and the subcarrier frequency for the notch filter. The extended mode filter is a 5.5 MHz low-pass filter. The filters are illustrated in Figures 3 to 11. RGB Sync (MR05) This bit is used to set up the RGB outputs with the sync infor- mation encoded. Output Control (MR06) This bit specifies if the part is in composite video or RGB/YUV mode. Please note that in RGB/YUV mode the main composite signal is still available. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |