Electronic Components Datasheet Search
  English  ▼

X  

OR3LP26B Datasheet(PDF) 154 Page - Agere Systems

Part # OR3LP26B
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3LP26B Datasheet(HTML) 154 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 150Page - Agere Systems OR3LP26B Datasheet HTML 151Page - Agere Systems OR3LP26B Datasheet HTML 152Page - Agere Systems OR3LP26B Datasheet HTML 153Page - Agere Systems OR3LP26B Datasheet HTML 154Page - Agere Systems OR3LP26B Datasheet HTML 155Page - Agere Systems OR3LP26B Datasheet HTML 156Page - Agere Systems OR3LP26B Datasheet HTML 157Page - Agere Systems OR3LP26B Datasheet HTML 158Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 184 page
background image
ORCA OR3LP26B FPSC
Data Sheet
Embedded Master/Target PCI Interface
March 2000
154
Lucent Technologies Inc.
Lucent Technologies Inc.
Pin Information (continued)
Package Compatibility
Table 69 lists the number of user I/Os available for the
ORCA OR3LP26B FPSC for each available package. Each
package has six dedicated configuration pins and six dedicated special-purpose pins.
Table 70 provides the package pin and pin function for the
ORCA OR3LP26B FPSC in each available package. The
bond pad name is identified in the PIC nomenclature used in the
ORCA Foundry design editor.
When the number of FPGA bond pads exceeds the number of package pins, bond pads are unused. When the
number of package pins exceeds the number of bond pads, package pins are left unconnected (no connects).
When a package pin is to be left as a no connect for a specific die, it is indicated as a note in the device pad column
for the FPGA.
Table 69.
ORCA OR3LP26B I/Os Summary
* User I/O count includes three ExpressCLK inputs.
† Configuration pins: CCLK, DONE, RESET, PRGM, RD_CFG;
Special-purpose pins: RD_DATA/TDO, HDC, LDC, INIT, M0, M1, M2.
352-Pin PBGA
680-Pin PBGAM
User I/Os*
162
242
VDD
16
56
VDD211
76
VSS
68
100
Configuration/Special-Purpose Pins†
12
12
PCI Interface Pins
93
93
Unused Pins
PCI Core Section
26
90
FPGA Section
0
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com