OR3LP26B datasheet(156/184 Pages) AGERE

156 / 184 page

ORCA OR3LP26B FPSC

Data Sheet

Embedded Master/Target PCI Interface

March 2000

156

Lucent Technologies Inc.

Pin Information (continued)

Table 70. Pinout Information (continued)

* These pads are connected to a power plane in the package rather than to a particular pin. The entry's location in the table indicates the posi-

tion of the power pad relative to nearby signal pads.

† Pins marked No Connect must be left unconnected.

‡ These pins are connected to a power plane in the package rather than to a particular pad.

OR3LP26B Pad

Function

PBGA 352

PBGAM 680

PL8C

I/O

PL8B

I/O

PL8A

I/O-A2

PL9D

I/O

PL9C

I/O

PL9B

I/O

PL9A

I/O-A3

VDD

VDD*VDD*

PL10D

I/O

—

VDD2VDD2—

VDD2

PL10C

I/O

—

PL10B

I/O

—

PL10A

I/O

PL11D

I/O

PL11C

I/O

—

PL11B

I/O

—

PL11A

I/O-A4

VSS

VSS*VSS*

PL12D

I/O

PL12C

I/O

—

PL12B

I/O

—

PL12A

I/O

—

VDD2VDD2—

VDD2

PL13D

I/O

PL13C

I/O

—

PL13B

I/O

—

PL13A

I/O

VSS

VSS*VSS*

PECKL

I-ECKL

PL14D

—

PL14C

I/O

PL14B

I/O

PL14A

I/O-MPI_CLK

VDD

VDD*VDD*

PL15D

I/O

PL15C

——

—

VDD2VDD2P4

VDD2

OR3LP26B Datasheet(PDF) 156 Page - Agere Systems

OR3LP26B Datasheet(HTML) 156 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL