AD9102-EBZ datasheet(6/36 Pages) AD

6 / 36 page

AD9102

Data Sheet

Rev. 0 | Page 6 of 36

AC SPECIFICATIONS (3.3 V)

TMIN to TMAX; AVDD = 3.3 V; DVDD = 3.3 V, CLKVDD = 3.3 V, internal CLDO, DLDO1, and DLDO2; IOUTFS = 8 mA; maximum sample rate,

unless otherwise noted.

Table 6.

Parameter

Min

Typ

Max

Unit

SPURIOUS FREE DYNAMIC RANGE

fDAC = 180 MSPS, fOUT = 10 MHz

dBc

fDAC = 180 MSPS, fOUT = 50 MHz

dBc

TWO-TONE INTERMODULATION DISTORTION (IMD)

fDAC = 180 MSPS, fOUT = 10 MHz

dBc

fDAC = 180 MSPS, fOUT = 50 MHz

dBc

NSD

fDAC = 180 MSPS, fOUT = 50 MHz

−163

dBm/Hz

PHASE NOISE @ 1 kHz FROM CARRIER

fDAC = 180 MSPS, fOUT = 10 MHz

−150

dBc/Hz

DYNAMIC PERFORMANCE

Output Settling Time, Full-Scale Output Step (to 0.1%)1

31.2

Trigger to Output Delay, fDAC = 180 MSPS2

Rise Time, Full-Scale Swing1

3.25

Fall Time, Full-Scale Swing1

3.26

Based on 85 Ω resistors from DAC output terminals to ground.

Start delay = 0 fDAC clock cycles.

AC SPECIFICATIONS (1.8 V)

TMIN to TMAX; AVDD = 1.8 V; DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V; IOUTFS = 4 mA; maximum sample rate, unless

otherwise noted.

Table 7.

Parameter

Min

Typ

Max

Unit

SPURIOUS FREE DYNAMIC RANGE (SFDR)

fDAC = 180 MSPS, fOUT = 10 MHz

dBc

fDAC = 180 MSPS, fOUT = 50 MHz

dBc

TWO-TONE INTERMODULATION DISTORTION (IMD)

fDAC = 180 MSPS, fOUT = 10 MHz

dBc

fDAC = 180 MSPS, fOUT = 50 MHz

dBc

NSD

fDAC = 180 MSPS, fOUT = 50 MHz

−163

dBm/Hz

PHASE NOISE @ 1kHz FROM CARRIER

fDAC = 180 MSPS, fOUT = 10 MHz

−150

dBc/Hz

DYNAMIC PERFORMANCE

Output Settling Time (to 0.1%)1

31.2

Trigger to Output Delay, fDAC = 180 MSPS22

Rise Time1

3.25

Fall Time1

3.26

Based on 85 Ω resistors from DAC output terminals to ground.

Start delay = 0 fDAC clock cycles.

AD9102-EBZ Datasheet(PDF) 6 Page - Analog Devices

AD9102-EBZ Datasheet(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL