Electronic Components Datasheet Search
  English  ▼

X  

AD9102-EBZ Datasheet(PDF) 24 Page - Analog Devices

Part # AD9102-EBZ
Description  Low Power, 14-Bit, 180 MSPS, Digital-to-Analog Converter and Waveform Generator
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9102-EBZ Datasheet(HTML) 24 Page - Analog Devices

Back Button AD9102-EBZ Datasheet HTML 20Page - Analog Devices AD9102-EBZ Datasheet HTML 21Page - Analog Devices AD9102-EBZ Datasheet HTML 22Page - Analog Devices AD9102-EBZ Datasheet HTML 23Page - Analog Devices AD9102-EBZ Datasheet HTML 24Page - Analog Devices AD9102-EBZ Datasheet HTML 25Page - Analog Devices AD9102-EBZ Datasheet HTML 26Page - Analog Devices AD9102-EBZ Datasheet HTML 27Page - Analog Devices AD9102-EBZ Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
AD9102
Data Sheet
Rev. 0 | Page 24 of 36
PSEUDORANDOM SIGNAL GENERATOR
The pseudorandom noise generator generates a noise signal on
each DAC output when a pseudorandom sequence is selected in
the PRESTORE_SEL fields in the WAV_CONFIG register.
Pseudorandom noise signals are generated as continuous
waveforms only.
DC CONSTANT
A programmable dc current between 0.0 and IOUTFS can be
generated on the DAC when a constant value is selected in the
PRESTORE_SEL bits of the WAV_CONFIG register. DC
constant current is generated as a continuous waveform only.
The dc current level is programmed by writing to the
DAC_CONST field in the appropriate DAC_CST register.
POWER SUPPLY NOTES
The AD9102 supply rails are specified in Table 9. The AD9102
includes three on-chip linear regulators. The supply rails driven by
these regulators are run at 1.8 V. Some usage rules for these
regulators include:
•
When CLKVDD is 2.5 V or higher, the 1.8 V on-chip
CLDO regulator may be used. If CLKVDD = 1.8 V, the
CLDO regulator must be disabled by setting the
PDN_LDO_CLK bit in the POWERCONFIG register.
CLKVDD and CLDO are connected together.
•
When DVDD is 2.5 V or higher, the 1.8 V on-chip DLDO1
and DLDO2 regulators may be used. If DVVD is 1.8 V, the
DLDO1 and DLDO2 regulators must be disabled by setting
the PDN_LDO_DIG1 and PDN_LDO_DIG2 bits in the
POWERCONFIG register. DVDD, DLDO1, and DLDO2
are connected together.
POWER DOWN CAPABILITIES
The POWERCONFIG register lets the user place the AD9102 in a
reduced power dissipation configuration while the CLKP/CLKN
input is running and the power supplies are on. The DAC can be
put to sleep by setting the DAC_SLEEP bit in the POWERCONFIG
register. Clocking of the waveform generator and the DACs can
be turned on and off by setting the CLK_PDN bit in the
CLOCKCONFIG register. Taking these actions places the
AD9102 in the power down mode, specified in Table 8.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com